Stuffe / isa_specLinks
☆12Updated 4 months ago
Alternatives and similar repositories for isa_spec
Users that are interested in isa_spec are comparing it to the libraries listed below
Sorting:
- A Hardware Description Language based on the Rust Programming Language☆216Updated this week
- Rust support for a CPU I made☆102Updated 2 years ago
- Fearless hardware design☆177Updated last month
- A framework for writing FPGA firmware using the Rust Programming Language☆391Updated 3 weeks ago
- 🦀 No nonsense hardware testing/simulation in Rust 🛠️ | Verilog, Spade, Veryl☆48Updated 3 weeks ago
- Repository for the Game Mechaenetia☆130Updated 4 months ago
- RISC-V VMs in Minecraft.☆634Updated last year
- Revamped Atmospheric Effects for KSP☆38Updated this week
- A small javaagent meant to fix some issues faced when trying to run starsector on >8 JVM☆15Updated 2 years ago
- Verilator Porcelain☆47Updated last year
- Rivets is a Factorio mod loader written in Rust. Hook into compiled functions and change their behavior.☆26Updated 10 months ago
- An attempt to better support Minecraft-related content for the Nix ecosystem☆377Updated this week
- A new Hardware Design Language that keeps you in the driver's seat☆83Updated this week
- Rust-based replacement for the default Minecraft renderer☆559Updated last month
- Read and write VCD (Value Change Dump) files in Rust☆43Updated last year
- Learn how to build our own RV32I core and use it on FPGA.☆174Updated last week
- Kerbal Colonies Mod for KSP☆16Updated this week
- Nix template for the chisel-based industrial designing flows.☆45Updated 2 months ago
- Factorio Achievement Enabler for Linux☆72Updated last month
- An attempt to create the worst C program ever by repeatedly abusing obscure features. See c.c for the core code. Note that there were no …☆111Updated last month
- A verifier for Factorio blueprints, enabling one to automatically check logical properties☆36Updated 6 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆148Updated last month
- A simple superscalar out-of-order RISC-V microprocessor☆206Updated 4 months ago
- Virtual Circuit Board blueprint tool☆11Updated 3 years ago
- An event-driven Entity Component System☆147Updated 9 months ago
- Textbook and full source codes to learn basics of RISC-V pipelined CPU design using the Bluespec Hardware Design Language(s)☆77Updated 9 months ago
- ☆410Updated last month
- A very (not) safe Rust library to check if a number is odd. Based on cve-rs.☆30Updated last year
- When 32-bit worlds just aren't big enough☆272Updated last week
- An energy-efficient RISC-V floating-point compute cluster.☆88Updated 2 weeks ago