Pitt-JonesLab / Greenchip
A tool designed to compare energy and emission costs between computer chips
☆12Updated last year
Alternatives and similar repositories for Greenchip:
Users that are interested in Greenchip are comparing it to the libraries listed below
- Clio, ASPLOS'22.☆71Updated 2 years ago
- ☆27Updated 3 months ago
- An FPGA-based full-stack in-storage computing system.☆36Updated 4 years ago
- A Programmable Hardware Architecture for Network Transport Logic☆34Updated 3 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆23Updated last month
- Artifact, reproducibility, and testing utilites for gem5☆21Updated 3 years ago
- The Splash-3 benchmark suite☆42Updated last year
- ETHZ Heterogeneous Accelerated Compute Cluster.☆31Updated last month
- HW/SW co-designed end-host RPC stack☆19Updated 3 years ago
- A Cycle-level simulator for M2NDP☆22Updated 2 months ago
- ☆23Updated last year
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆19Updated 4 years ago
- ☆13Updated last year
- MultiPIM: A Detailed and Configurable Multi-Stack Processing-In-Memory Simulator☆52Updated 3 years ago
- A fast and scalable x86-64 multicore simulator☆31Updated 3 years ago
- ☆29Updated 3 years ago
- Creating beautiful gem5 simulations☆47Updated 3 years ago
- Artifact package for CBMM paper (ATC'22)☆8Updated 2 years ago
- Modifications to GEM5 for running kernel bypass networking. (DPDK)☆15Updated last year
- ☆12Updated 11 months ago
- (elastic) cuckoo hashing☆13Updated 4 years ago
- Heterogeneous simulator for DECADES Project☆31Updated 8 months ago
- zsim++: an updated and more accurate zsim☆14Updated 6 years ago
- Exploring the Design Space of Page Management for Multi-Tiered Memory Systems (USENIX ATC '21)☆43Updated 2 years ago
- ☆20Updated 7 years ago
- This is the respository that holds the artifacts of MICRO'23 -- Demystifying CXL Memory with True CXL-Ready Systems and CXL Memory Device…☆43Updated 10 months ago
- An infrastructure for inline acceleration of network applications☆30Updated 3 years ago
- PsPIN: A RISC-V in-network accelerator for flexible high-performance low-power packet processing☆101Updated last year
- A PIM instrumentation, compilation, execution, simulation, and evaluation repository for BLIMP-style architectures.☆16Updated 2 years ago
- Designing directory cache coherence protocols is complicated because coherence transactions are not atomic in modern multicore processors…☆16Updated 3 years ago