Pitt-JonesLab / GreenchipLinks
A tool designed to compare energy and emission costs between computer chips
☆13Updated 2 years ago
Alternatives and similar repositories for Greenchip
Users that are interested in Greenchip are comparing it to the libraries listed below
Sorting:
- Clio, ASPLOS'22.☆78Updated 3 years ago
- ETHZ Heterogeneous Accelerated Compute Cluster.☆38Updated 2 months ago
- Python Cache Hierarchy Simulator☆100Updated 4 months ago
- Characterizing and Modeling Non-Volatile Memory Systems [MICRO'20, TopPicks'21]☆32Updated 3 years ago
- A fast, accurate, and easy-to-integrate memory simulator that model memory system performance with bandwidth--latency curves.☆32Updated 2 months ago
- An EDM-enabled PHY + a rack-level network simulator☆12Updated last year
- Overcoming the IOTLB Wall for Multi-100-Gbps Linux-based Networking☆22Updated 2 years ago
- A Multiplatform benchmark designed to provide holistic, detailed and close-to-hardware view of memory system performance with family of b…☆42Updated 2 months ago
- (elastic) cuckoo hashing☆14Updated 5 years ago
- Adaptive Page Migration Policy with Huge Pages in Tiered Memory Systems☆16Updated 4 years ago
- Ensō is a high-performance streaming interface for NIC-application communication.☆76Updated 3 months ago
- rFaaS: a high-performance FaaS platform with RDMA acceleration for low-latency invocations.☆58Updated 5 months ago
- C++/MPI proxies for distributed training of deep neural networks.☆15Updated 3 years ago
- gups mirror☆11Updated 10 years ago
- [USENIX ATC 2021] Exploring the Design Space of Page Management for Multi-Tiered Memory Systems☆48Updated 3 years ago
- ☆11Updated 3 years ago
- NVMain - An Architectural Level Main Memory Simulator for Emerging Non-Volatile Memories☆93Updated 6 years ago
- Tools and experiments for 0sim. Simulate system software behavior on machines with terabytes of main memory from your desktop.☆21Updated 5 years ago
- ☆17Updated last year
- ☆69Updated 4 years ago
- Johnny Cache: the End of DRAM Cache Conflicts (in Tiered Main Memory Systems)☆19Updated 2 years ago
- Cluster simulator with far memory☆12Updated 5 years ago
- CXL-DMSim: A Full-System CXL Disaggregated Memory Simulator With Comprehensive Silicon Validation☆113Updated last month
- ☆36Updated last year
- Sources for the Multi-Clock system as described in the paper: MULTI-CLOCK: Dynamic Tiering for Hybrid Memory Systems, HPCA 2022.☆19Updated 3 years ago
- ☆27Updated last year
- ☆37Updated 2 years ago
- 🔋🎯 Thread-level, NUMA-aware energy attribution model for multi-tenancy☆55Updated 2 years ago
- ☆30Updated this week
- Benchmark suite containing cache filtered traces for use with Ramulator. These include some of the workloads used in our SIGMETRICS 2019 …☆23Updated 5 years ago