MinecraftMachina / FabricHDLLinks
A Verilog synthesis flow for Minecraft redstone circuits
☆13Updated 3 years ago
Alternatives and similar repositories for FabricHDL
Users that are interested in FabricHDL are comparing it to the libraries listed below
Sorting:
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆111Updated 2 weeks ago
- Synthesize Verilog to Minecraft redstone☆17Updated 10 months ago
- An FPGA reverse engineering and documentation project☆58Updated 2 weeks ago
- 4 bit CPU (logisim, verilog)☆13Updated 3 years ago
- A tiny RISC-V instruction decoder and instruction set simulator☆28Updated 3 months ago
- Simple demonstration of using the RISC-V Vector extension☆48Updated last year
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- Microbenchmarking experiments on Zen 2 machines☆20Updated 3 years ago
- A Python-based HDL and framework for silicon-based witchcraft☆27Updated this week
- RISC-V Online Assembler using Emscripten, Gnu Binutils☆57Updated 2 years ago
- RISC-V Specific Device Tree Documentation☆42Updated last year
- A RISC-V emulator for the 8051 (MCS-51) microcontroller.☆142Updated last year
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated last year
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆210Updated 4 years ago
- Deeply Embeddable bare-metal C++ standard library☆13Updated 7 months ago
- Unofficial Yosys WebAssembly packages☆72Updated this week
- The A2I core was used as the general purpose processor for BlueGene/Q, the successor to BlueGene/L and BlueGene/P supercomputers☆45Updated 3 years ago
- OpenGL 1.x implementation for FPGAs☆100Updated this week
- Bare metal RISC-V hello world in C☆20Updated 6 years ago
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆13Updated last year
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- A C++ Front-end based on LLVM's clang.☆20Updated 7 months ago
- Sled System Emulator☆28Updated 5 months ago
- RISC-V user-mode emulator that runs DooM☆55Updated 6 years ago
- A small and simple rv32i core written in Verilog☆13Updated 3 years ago
- Dual-core RISC-V SoC with JTAG, atomics, SDRAM☆25Updated 3 years ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- Trivial RISC-V Linux binary bootloader☆52Updated 4 years ago
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆100Updated 3 years ago
- Verik toolchain☆44Updated 2 years ago