MinecraftMachina / FabricHDL
A Verilog synthesis flow for Minecraft redstone circuits
☆10Updated 3 years ago
Alternatives and similar repositories for FabricHDL:
Users that are interested in FabricHDL are comparing it to the libraries listed below
- A C++ Front-end based on LLVM's clang.☆19Updated last month
- Minimal CPU Emulator Powered by the ARM PL080 DMA Controller☆36Updated 8 months ago
- A modern hardware definition language and toolchain based on Python☆16Updated this week
- Sled System Emulator☆28Updated last month
- Deeply Embeddable bare-metal C++ standard library☆12Updated last month
- Microbenchmarking experiments on Zen 2 machines☆16Updated 2 years ago
- Unofficial Yosys WebAssembly packages☆70Updated this week
- A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad☆11Updated last year
- The x86_64 UEFI bootloader for rCore☆43Updated 2 years ago
- A runtime code generator for RISC-V☆42Updated 3 weeks ago
- An FPGA reverse engineering and documentation project☆42Updated this week
- Synthesize Verilog to Minecraft redstone☆14Updated 5 months ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆32Updated this week
- A collection of little open source FPGA hobby projects☆48Updated 5 years ago
- Small adventure game all contained within the C++ type system☆11Updated 2 years ago
- Port TCC (Tiny C Compiler) to support Risc-V 32 targets (specifically for the ESP32-C3). This project is a work-in-progress and is not cu…☆65Updated this week
- Buddy allocator, forked from the toyos repository.☆14Updated 3 years ago
- slightly-revived and hacked fork of the old noah (NOvel Archicture Hypervisor?) project for using linux vendor tools on macos☆19Updated 2 years ago
- Full-throttle, wire-speed hardware implementation of Wireguard VPN, using low-cost Artix7 FPGA with opensource toolchain. If you seek sec…☆75Updated this week
- ☆17Updated last year
- Exploring gate level simulation☆56Updated this week
- MR1 formally verified RISC-V CPU☆54Updated 6 years ago
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆25Updated 7 months ago
- A low level preprocessor meta programming library.☆27Updated last year
- UEFI app to load ELF and Raw binary☆29Updated 9 years ago
- A C compiler written in Kotlin☆19Updated 9 months ago
- yaxdis, a small and naive disassembler using yaxpeax decoders☆33Updated last month
- Command-line tool to interact with Compiler Explorer☆31Updated 2 years ago
- RISC-V Assembly Learning Environment☆21Updated 6 months ago
- Wrapper shells enabling designs generated by rocket-chip to map onto certain FPGA boards☆18Updated 4 months ago