Alternatives and similar repositories for FabricHDL

Users that are interested in FabricHDL are comparing it to the libraries listed below

• Kenny2github / V2MC
  Synthesize Verilog to Minecraft redstone
  ☆21Updated last year
• racerxdl / riscv-online-asm
  RISC-V Online Assembler using Emscripten, Gnu Binutils
  ☆63Updated 2 years ago
• jowinter / dmacu
  Minimal CPU Emulator Powered by the ARM PL080 DMA Controller
  ☆36Updated last year
• stnolting / neorv32-riscof
  ✔️ Port of RISCOF to check NEORV32 for RISC-V ISA compatibility.
  ☆38Updated last week
• prjunnamed / prjcombine
  An FPGA reverse engineering and documentation project
  ☆65Updated this week
• cyrozap / rv51
  A RISC-V emulator for the 8051 (MCS-51) microcontroller.
  ☆146Updated last year
• larkmjc / riscv-disassembler
  RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC
  ☆101Updated 3 years ago
• s-holst / tinyrv
  A tiny RISC-V instruction decoder and instruction set simulator
  ☆33Updated 3 months ago
• ultraembedded / riscv-linux-boot
  Trivial RISC-V Linux binary bootloader
  ☆54Updated 4 years ago
• SimDaSong / 4-bit-cpu
  4 bit CPU (logisim, verilog)
  ☆14Updated 4 years ago
• riscv / riscv-cheri
  This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…
  ☆97Updated last week
• YoWASP / yosys
  Unofficial Yosys WebAssembly packages
  ☆76Updated last week
• chipsalliance / fasm
  FPGA Assembly (FASM) Parser and Generator
  ☆99Updated 3 years ago
• openhwgroup / cv32e40s
  4 stage, in-order, secure RISC-V core based on the CV32E40P
  ☆154Updated last year
• rcore-os / rboot
  The x86_64 UEFI bootloader for rCore
  ☆43Updated 3 years ago
• esmil / riscv-linux
  Getting started running RISC-V Linux
  ☆18Updated 4 years ago
• ToNi3141 / RasterIX
  OpenGL 1.x implementation for FPGAs
  ☆112Updated last week
• lowRISC / muntjac
  64-bit multicore Linux-capable RISC-V processor
  ☆105Updated 9 months ago
• shrine-maiden-heavy-industries / torii-hdl
  A Python-based HDL and framework for silicon-based witchcraft
  ☆30Updated last week
• nickmqb / fpga_craft
  A voxel game/Minecraft clone for the iCE40 UP5K FPGA
  ☆208Updated 3 months ago
• frwang96 / verik
  Verik toolchain
  ☆45Updated 3 years ago
• lethalbit / abyss
  Deeply Embeddable bare-metal C++ standard library
  ☆13Updated 11 months ago
• olofk / corescore
  CoreScore
  ☆172Updated 2 months ago
• lethalbit / discretize
  A Yosys pass and technology library + scripts for implementing a HDL design in discretie FETs for layout in KiCad
  ☆14Updated 2 years ago
• rolandbernard / kleine-riscv
  A small and simple rv32i core written in Verilog
  ☆17Updated 3 years ago
• sylefeb / Silixel
  Exploring gate level simulation
  ☆58Updated 9 months ago
• noteed / riscv-hello-c
  Bare metal RISC-V hello world in C
  ☆20Updated 6 years ago
• riscv-non-isa / riscv-device-tree-doc
  RISC-V Specific Device Tree Documentation
  ☆42Updated last year
• sipeed / TangMega-138KPro-example
  Tang Mega 138K Pro examples
  ☆96Updated 6 months ago
• swetland / gateware
  A collection of little open source FPGA hobby projects
  ☆50Updated 6 years ago