MinecraftMachina / FabricHDLLinks
A Verilog synthesis flow for Minecraft redstone circuits
☆15Updated 3 years ago
Alternatives and similar repositories for FabricHDL
Users that are interested in FabricHDL are comparing it to the libraries listed below
Sorting:
- A voxel game/Minecraft clone for the iCE40 UP5K FPGA☆209Updated 4 years ago
- Synthesize Verilog to Minecraft redstone☆18Updated 11 months ago
- ✔️ Port of RISCOF to check the NEORV32 for RISC-V ISA compatibility.☆34Updated this week
- A tiny RISC-V instruction decoder and instruction set simulator☆30Updated 4 months ago
- RISC-V Online Assembler using Emscripten, Gnu Binutils☆57Updated 2 years ago
- An FPGA reverse engineering and documentation project☆58Updated last week
- Unofficial Yosys WebAssembly packages☆73Updated this week
- 4 bit CPU (logisim, verilog)☆14Updated 3 years ago
- A RISC-V emulator for the 8051 (MCS-51) microcontroller.☆141Updated last year
- A multi-threaded microprocessor interleaving as minimum two threads, which is pin-to-pin compatible with pulpino riscy cores☆23Updated last year
- 4 stage, in-order, secure RISC-V core based on the CV32E40P☆150Updated 11 months ago
- CoreScore☆166Updated this week
- RISC-V Disassembler with support for RV32/RV64/RV128 IMAFDC☆101Updated 3 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆244Updated 11 months ago
- MR1 formally verified RISC-V CPU☆53Updated 6 years ago
- 64-bit multicore Linux-capable RISC-V processor☆97Updated 6 months ago
- Linux capable RISC-V SoC designed to be readable and useful.☆152Updated 5 months ago
- This repository contains the CHERI extension specification, adding hardware capabilities to RISC-V ISA to enable fine-grained memory prot…☆83Updated last week
- FPGA Assembly (FASM) Parser and Generator☆97Updated 3 years ago
- Tang Mega 138K Pro examples☆88Updated 2 months ago
- OpenGL 1.x implementation for FPGAs☆103Updated last week
- An automatic place-and-route tool for Minecraft redstone circuits☆25Updated 9 years ago
- A client for a multithreaded Minecraft server built for redstone.☆19Updated 5 years ago
- RISC-V out-of-order core for education and research purposes☆65Updated 3 weeks ago
- A Python-based HDL and framework for silicon-based witchcraft☆28Updated last week
- ⛔ DEPRECATED ⛔ Lean but mean RISC-V system!☆226Updated last year
- C version of PERSHING, a place-and-route tool for Minecraft Redstone circuits☆23Updated 7 years ago
- pulp_soc is the core building component of PULP based SoCs☆81Updated 7 months ago
- Board definitions for Amaranth HDL☆120Updated 2 months ago
- Single/Multi-channel Full Speed USB interface for FPGA and ASIC designs☆181Updated last year