LZUOSS / lzuoss-decade
《兰大开源社区这十年》—— 一本写给兰大开源人的书,记录我们对开放、自由与分享精神的探索历程,纪念我们曾经学习、携手和奋斗的青葱岁月……
☆12Updated 9 years ago
Related projects ⓘ
Alternatives and complementary repositories for lzuoss-decade
- Header-only C/C++ static keys to avoid the overhead of conditional branches☆11Updated 9 months ago
- System Management Controller Firmware For Loongson-3A4000☆22Updated 4 years ago
- Project magament for porting openEuler to RISC-V☆33Updated last year
- Open-source RISC-V cryptographic hardware token, RTL repo☆19Updated 2 years ago
- My knowledge base☆39Updated this week
- RISC CPU by Icenowy☆12Updated 5 years ago
- RISC-V Development Boards Wandering Project. It is part of the Jiachen Project.☆26Updated this week
- Collection of Loongson products' public documentation☆66Updated 2 months ago
- http://os.cs.tsinghua.edu.cn/oscourse/OS2018spring/projects/g04☆18Updated 6 years ago
- RISC-V VM in Bash☆24Updated 7 months ago
- PLCT工具箱☆28Updated 2 years ago
- RISC-V Open Source Supervisor Binary Interface☆10Updated 2 years ago
- Unofficial LoongArch Intrinsics Guide☆35Updated this week
- ☆10Updated last year
- PoC LoongArch - RISC-V emulator☆30Updated 11 months ago
- WIP: A fork of OpenSBI, with software-emulated hypervisor extension support☆34Updated last year
- Yet another raytracer☆8Updated 2 years ago
- A extremely size-optimized RV32I soft processor for FPGA.☆27Updated 6 years ago
- ☆26Updated 6 months ago
- libLoL (LoongArch on LoongArch): Old-world ABI compatibility runtime☆33Updated 2 months ago
- Examine and discover LoongArch instructions☆14Updated last year
- A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earli…☆30Updated 5 years ago
- Towards a million-node RISC-V cluster.☆14Updated 2 years ago
- Tester for 4116/4164/41256 or compatible DRAM chip☆21Updated last year
- The working draft to split rocket core out from rocket chip☆14Updated 11 months ago
- A simple OS running on RISC-V for education☆21Updated last year
- A superscalar RISC-V CPU with out-of-order execution and multi-core support☆55Updated 2 years ago
- HPC Game Platform☆10Updated last year
- Baremetal softwares for TrivialMIPS platform☆10Updated 5 years ago