Alternatives and similar repositories for lzuoss-decade

Users that are interested in lzuoss-decade are comparing it to the libraries listed below

• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated 2 years ago
• plctlab / plct-toolbox
  PLCT工具箱
  ☆30Updated 3 years ago
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆20Updated 3 years ago
• loongson / gcc
  ☆26Updated last year
• revyos / xuantie-c900-bugs
  Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920
  ☆28Updated 7 months ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 3 years ago
• YAVGroup / Verilog-OJ
  Online judge server for Verilog | verilogoj.ustc.edu.cn
  ☆82Updated 2 months ago
• jiegec / kb
  My knowledge base
  ☆78Updated last week
• Icenowy / ice-risc
  RISC CPU by Icenowy
  ☆12Updated 7 years ago
• rongcuid / riscv-megaproject
  A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earli…
  ☆29Updated 7 years ago
• loongson-community / docs
  龙芯产品公开文档存档 / Archive of Loongson products' public documentation
  ☆92Updated last week
• lizhirui / K210-Linux0.11
  Linux0.11 with MMU for K210(RISC-V) Version
  ☆90Updated 5 years ago
• dtcxzyw / static-key
  Header-only C/C++ static keys to avoid the overhead of conditional branches
  ☆14Updated 2 years ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆45Updated last year
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated 2 years ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆22Updated last week
• redpanda3 / chisel-book
  Hardware design with Chisel
  ☆35Updated 3 years ago
• RISMicroDevices / RMM4NC30F2X
  Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022
  ☆11Updated 3 years ago
• plctlab / riscv-cluster
  Towards a million-node RISC-V cluster.
  ☆14Updated 11 months ago
• oscourse-tsinghua / cpu-testcase
  Test cases for MIPS CPU implementation
  ☆12Updated 6 years ago
• cnrv / OSEDA
  Open-Source EDA workshop for RISC-V community
  ☆12Updated 3 years ago
• rgwan / bapi-rv32i
  A extremely size-optimized RV32I soft processor for FPGA.
  ☆27Updated 7 years ago
• ZenithalHourlyRate / learn-git-the-not-so-super-hard-way
  ☆17Updated 3 years ago
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆21Updated 10 months ago
• thu-cs-lab / supervisor-rv
  计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位
  ☆127Updated 2 months ago
• naivekun / ls3a6000-overclock-firmware
  ☆26Updated 2 years ago
• twd2 / fpga-nat64
  A four-10gbe-port dual-stack router with IPv4 and IPv6 translation support.
  ☆30Updated 5 years ago
• Maxpicca-Li / CDIM
  CQU Dual Issue Machine
  ☆38Updated last year
• lizhirui / dreamos_cversion
  This is DreamOS C Version by lizhirui since 2021-05-18
  ☆10Updated 4 years ago