Alternatives and similar repositories for lzuoss-decade

Users that are interested in lzuoss-decade are comparing it to the libraries listed below

• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆19Updated 2 years ago
• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆80Updated last week
• Icenowy / ice-risc
  RISC CPU by Icenowy
  ☆12Updated 6 years ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆63Updated 3 years ago
• plctlab / plct-toolbox
  PLCT工具箱
  ☆32Updated 3 years ago
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated last year
• loongson / gcc
  ☆26Updated last year
• lizhirui / K210-Linux0.11
  Linux0.11 with MMU for K210(RISC-V) Version
  ☆91Updated 5 years ago
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆59Updated last week
• jiegec / kb
  My knowledge base
  ☆63Updated last week
• SuperSodaSea / Plugcat
  Plug & Play.
  ☆38Updated 2 months ago
• revyos / xuantie-c900-bugs
  Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920
  ☆22Updated last month
• loongson-community / loongarch-opcodes
  LoongArch Opcodes (unofficially compiled list)
  ☆46Updated 3 months ago
• XUANTIE-RV / buildroot
  Buildroot customized for Xuantie™ RISC-V CPU
  ☆46Updated 3 years ago
• rgwan / bapi-rv32i
  A extremely size-optimized RV32I soft processor for FPGA.
  ☆28Updated 7 years ago
• rongcuid / riscv-megaproject
  A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earli…
  ☆28Updated 6 years ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆21Updated 5 months ago
• Anillc / Yuri
  A riscv emulator.
  ☆19Updated last year
• YAVGroup / Verilog-OJ
  Online judge server for Verilog | verilogoj.ustc.edu.cn
  ☆80Updated last year
• gtxzsxxk / temu
  可移植的 RISC-V 解释执行模拟器。模拟了常见的SoC外设，支持运行主线Linux。A portable RISC-V emulator working in instruction-interpreting way. Common SoC peripherals ar…
  ☆92Updated 10 months ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆44Updated last year
• naivekun / ls3a6000-overclock-firmware
  ☆26Updated last year
• FlyGoat / cpu_gs132
  Verilog code of Loongson's GS132 core
  ☆12Updated 5 years ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated last year
• redpanda3 / chisel-book
  Hardware design with Chisel
  ☆34Updated 2 years ago
• wuhanstudio / picorv32_tang
  A 32-bit RISC-V SoC on FPGA that supports RT-Thread.
  ☆28Updated last year
• chipsalliance / rocket
  The working draft to split rocket core out from rocket chip
  ☆14Updated last year
• cnrv / RVWC2021-slides
  第一届 RISC-V 中国峰会的幻灯片等资料存放
  ☆38Updated 2 years ago
• RvOSLab / opensbi
  RISC-V Open Source Supervisor Binary Interface
  ☆10Updated 3 years ago
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 2 years ago