Alternatives and similar repositories for lzuoss-decade

Users that are interested in lzuoss-decade are comparing it to the libraries listed below

• loongson-community / docs
  Collection of Loongson products' public documentation
  ☆84Updated last week
• OpenRigil / openrigil-rtl
  Open-source RISC-V cryptographic hardware token, RTL repo
  ☆20Updated 3 years ago
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated 2 years ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆61Updated 3 years ago
• plctlab / plct-toolbox
  PLCT工具箱
  ☆31Updated 3 years ago
• revyos / xuantie-c900-bugs
  Summary of bugs in Xuantie C9XX core design. include C906/C908/C910/C920
  ☆27Updated 4 months ago
• ysyx-org / jemu-decoder
  The decoder library for jemu execution and web documentation
  ☆54Updated 2 years ago
• loongson / gcc
  ☆26Updated last year
• Icenowy / ice-risc
  RISC CPU by Icenowy
  ☆12Updated 6 years ago
• SuperSodaSea / Plugcat
  Plug & Play.
  ☆44Updated last week
• naivekun / ls3a6000-overclock-firmware
  ☆26Updated last year
• YAVGroup / Verilog-OJ
  Online judge server for Verilog | verilogoj.ustc.edu.cn
  ☆82Updated last year
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• jiegec / kb
  My knowledge base
  ☆72Updated 2 weeks ago
• redpanda3 / chisel-book
  Hardware design with Chisel
  ☆35Updated 2 years ago
• cyyself / cyyrv64
  My RV64 CPU (Work in progress)
  ☆19Updated 2 years ago
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆21Updated 7 months ago
• rongcuid / riscv-megaproject
  A series of (practise) projects of RISC-V cores. All cores will support at least the I instruction set. Expect bugs/limitations for earli…
  ☆29Updated 6 years ago
• jiegec / unofficial-loongarch-intrinsics-guide
  Unofficial LoongArch Intrinsics Guide
  ☆62Updated 3 months ago
• chipsalliance / chisel-interface
  The 'missing header' for Chisel
  ☆21Updated 8 months ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆45Updated last year
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆32Updated 3 years ago
• plctlab / riscv-cluster
  Towards a million-node RISC-V cluster.
  ☆14Updated 8 months ago
• cnyangkun / nscscc2018
  nscscc2018
  ☆26Updated 7 years ago
• ZenithalHourlyRate / learn-git-the-not-so-super-hard-way
  ☆17Updated 3 years ago
• cnrv / OSEDA
  Open-Source EDA workshop for RISC-V community
  ☆12Updated 3 years ago
• FlyGoat / miku-smc
  System Management Controller Firmware For Loongson-3A4000
  ☆23Updated 5 years ago
• lizhirui / K210-Linux0.11
  Linux0.11 with MMU for K210(RISC-V) Version
  ☆89Updated 5 years ago
• CircuitCoder / mill
  RV32I by cats
  ☆15Updated 2 years ago
• RISMicroDevices / RMM4NC30F2X
  Gemini 30F2 (30F3 variant 00) MIPS Processor for NSCSCC2022
  ☆11Updated 3 years ago