立创电子开源设计大赛——OpenECG
☆20May 22, 2024Updated last year
Alternatives and similar repositories for OpenECG
Users that are interested in OpenECG are comparing it to the libraries listed below
Sorting:
- 一种基于柔性可穿戴传感器的脉搏监测系统。 采用 STM32F402RCT6 微控制器，实现了可穿戴的脉搏监测硬件系统。采用 Qt 框架开发了一款具有脉搏信号预处理、脉搏频率特征分析、脉搏波形显示等功能的脉搏监测上位机软件系统。☆23Jul 25, 2023Updated 2 years ago
- 基于STM32F4的多功能心电监护仪☆24Nov 6, 2023Updated 2 years ago
- Wearanize+ is a multimodal sleep dataset containing overnight sleep data from 130 young, healthy participants using PSG and three wearabl…☆19Feb 13, 2026Updated 3 weeks ago
- An operating system in Rust on cm3. Inspired by RTThread.☆21Feb 10, 2024Updated 2 years ago
- ☆11May 31, 2016Updated 9 years ago
- ☆14Jun 19, 2024Updated last year
- Ruuvi Gateway ESP32 code☆29Updated this week
- EasyDS是一款创新型AI教育系统，专为考研数据结构学习设计。系统采用费曼学习法，通过多智能体协同教学模式，实现深度交互式学习体验。不同于传统"问答式"AI辅导，EasyDS引导学生主动讲解题目，智能体根据学生表现动态调整教学策略，形成"讲解-反馈-修正-强化"的学习闭环…☆26May 23, 2025Updated 9 months ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- Many Resources☆13May 9, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- This project is designed to delay the output of the video stream in AXI-STREAM format.☆12Jul 14, 2024Updated last year
- ☆10Sep 4, 2014Updated 11 years ago
- Physics-Informed Neural Networks for Cardiovascular Blood Flow Simulations☆19Apr 7, 2025Updated 10 months ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- Hi3798MV100 soc based EC6108V9C Linux kernel source tree☆14Jul 10, 2025Updated 7 months ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- Precision Time Protocol (IEEE 1588 v2) for PIC32MX MCUs (DP83640 PHY)☆11Jun 28, 2019Updated 6 years ago
- ☆11Dec 11, 2022Updated 3 years ago
- A Rust implementation of Yolo for object detection and tracking.☆10Nov 17, 2022Updated 3 years ago
- HTTP load testing tool powered by Rust☆14Aug 14, 2018Updated 7 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- 手动将稚晖君的 QuarkN 底板转换为立创EDA文件, 原理图/设计规则可用 | Manually convert the QuarkN SOM Board in Project-Quantum by @peng-zhihui from AD to LCEDA☆10Oct 5, 2024Updated last year
- wifi☆12Jun 13, 2017Updated 8 years ago
- Tyee: A Unified, Modular, and Fully-Integrated Configurable Toolkit for Intelligent Physiological Health Care☆20Feb 4, 2026Updated last month
- spy tool for pywinauto☆10Jan 11, 2024Updated 2 years ago
- 使用Cordic算法函数运算，在资源受限的设备上运行（如资源较少的FPGA、嵌入式MCU），避免了浮点运算、乘法、除法，只用移位和加法函数的计算。☆11Mar 22, 2024Updated last year
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 8 years ago
- Fault detection and diagnosis for dynamic system based on GAN and independent subspace reconstruction☆12Jun 12, 2023Updated 2 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- 【2023全国大学生FPGA 创新设计竞赛】全国二等奖作品：Cortex-M0智能飞机大战游戏机 开源项目☆21Jul 13, 2024Updated last year
- 52g社工库导入和查询☆11May 28, 2016Updated 9 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- Simple, lightweight javascript chart for embedded systems like ESP8266☆12Apr 25, 2021Updated 4 years ago
- NUEDC 2022 E - 声源定位跟踪系统 一等奖作品 - 省级大学生电子设计竞赛☆50Nov 17, 2023Updated 2 years ago