Alternatives and similar repositories for LectureNotes:

Users that are interested in LectureNotes are comparing it to the libraries listed below

• EDDI-RobotAcademy / WebAppPersonalProject
  웹/앱 과정 개인 프로젝트
  ☆19Updated last year
• EDDI-WebAppAcademy / Documents
  소프트웨어 설치와 관련한 기본적인 설정 문서들
  ☆20Updated 2 years ago
• EDDI-RobotAcademy / supplement-lecture
  웹/앱 보충 강의
  ☆13Updated last year
• EDDI-RobotAcademy / SDC-AI-LectureNotes
  It's for SDC-AI Lecture Notes
  ☆16Updated 6 months ago
• KHWeb19 / PersonalProject
  개인 프로젝트 저장소입니다.
  ☆7Updated 2 years ago
• KHWeb19 / LectureContents
  수업 자료는 모두 여기에 업로드 됩니다.
  ☆27Updated 2 years ago
• KHWeb19 / Homework
  과제는 여기에 제출합니다.
  ☆26Updated 2 years ago
• EDDI-RobotAcademy / Vue-Basics
  Vue Basics
  ☆10Updated 2 years ago
• BitWeb17 / LectureContents
  It's for Lecture Contents
  ☆13Updated 4 years ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆651Updated 4 months ago
• definelicht / hlslib
  A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.
  ☆317Updated last month
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆329Updated last month
• semisgdh / SGDH-RVSoC
  An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.
  ☆22Updated 4 months ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆531Updated 3 weeks ago
• Xilinx / finn-hlslib
  Vitis HLS Library for FINN
  ☆190Updated this week
• changwoolee / lenet5_hls
  FPGA Accelerator for CNN using Vivado HLS
  ☆312Updated 3 years ago
• amiq-consulting / CNN-using-HLS
  Convolutional Neural Network Using High Level Synthesis
  ☆86Updated 4 years ago
• louisliuwei / PynqDocs
  PYNQ学习资料
  ☆162Updated 5 years ago
• EDDI-RobotAcademy / eddi_socket_client_boiler_plate
  It's for Deep Learning Local Server
  ☆9Updated 4 months ago
• Xilinx / finn-examples
  Dataflow QNN inference accelerator examples on FPGAs
  ☆205Updated 2 months ago
• Xilinx / Vivado-Design-Tutorials
  ☆186Updated 2 months ago
• spcl / hls_tutorial_examples
  Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".
  ☆198Updated 3 years ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆208Updated 7 years ago
• Avnet / Ultra96-PYNQ
  Board files to build Ultra 96 PYNQ image
  ☆154Updated 2 months ago
• roo16kie / MAC_Verilog
  Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .
  ☆11Updated 6 years ago
• Xilinx / XilinxBoardStore
  ☆278Updated this week
• xupgit / FPGA-Design-Flow-using-Vivado
  This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite
  ☆102Updated 5 years ago
• xupsh / pp4fpgas-cn-hls
  HLS Project of pp4fpgas - https://github.com/xupsh/pp4fpgas-cn
  ☆236Updated 3 years ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆117Updated 3 years ago