Alternatives and similar repositories for LectureNotes

Users that are interested in LectureNotes are comparing it to the libraries listed below

• EDDI-WebAppAcademy / Documents
  소프트웨어 설치와 관련한 기본적인 설정 문서들
  ☆20Updated 2 years ago
• EDDI-RobotAcademy / WebAppPersonalProject
  웹/앱 과정 개인 프로젝트
  ☆19Updated 2 years ago
• EDDI-RobotAcademy / SDC-AI-LectureNotes
  It's for SDC-AI Lecture Notes
  ☆16Updated 10 months ago
• KHWeb19 / PersonalProject
  개인 프로젝트 저장소입니다.
  ☆7Updated 2 years ago
• KHWeb19 / LectureContents
  수업 자료는 모두 여기에 업로드 됩니다.
  ☆27Updated 3 years ago
• KHWeb19 / Homework
  과제는 여기에 제출합니다.
  ☆26Updated 3 years ago
• EDDI-RobotAcademy / supplement-lecture
  웹/앱 보충 강의
  ☆13Updated 2 years ago
• EDDI-RobotAcademy / Vue-Basics
  Vue Basics
  ☆10Updated 2 years ago
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆224Updated last year
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆547Updated 2 weeks ago
• Xilinx / Vitis-In-Depth-Tutorial
  ☆118Updated 4 years ago
• Xilinx / Vitis_Embedded_Platform_Source
  ☆129Updated last month
• Xilinx / Vivado-Design-Tutorials
  ☆213Updated last month
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆211Updated last year
• Avnet / Ultra96-PYNQ
  Board files to build Ultra 96 PYNQ image
  ☆155Updated 7 months ago
• Xilinx / XilinxBoardStore
  ☆290Updated last month
• Xilinx / SDAccel-Tutorials
  SDAccel Development Environment Tutorials
  ☆109Updated 5 years ago
• drichmond / PYNQ-HLS
  A Tutorial on Putting High-Level Synthesis cores in PYNQ
  ☆105Updated 7 years ago
• Aashish3970 / MNIST_FPGA
  3 layern artificial ANN to recognize handwritten digits and implement in FPGA
  ☆8Updated 4 years ago
• xupgit / FPGA-Design-Flow-using-Vivado
  This course gives an introduction to digital design tool flow in Xilinx programmable devices using Vivado® Design software suite
  ☆102Updated 5 years ago
• xupgit / Embedded-System-Design-Flow-on-Zynq
  Updated version of the XUP Workshops
  ☆13Updated 6 years ago
• zhan6841 / FPGA-Accelerator-for-AES-LeNet-VGG16
  FPGA/AES/LeNet/VGG16
  ☆105Updated 6 years ago
• spcl / gemm_hls
  Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.
  ☆349Updated 5 months ago
• amiq-consulting / CNN-using-HLS
  Convolutional Neural Network Using High Level Synthesis
  ☆86Updated 4 years ago
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆219Updated 7 years ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆692Updated 3 weeks ago
• Xilinx / PYNQ-HelloWorld
  This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.
  ☆104Updated 2 years ago
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆270Updated last year
• louisliuwei / High-Level-Synthesis-Flow-on-Zynq-using-Vivado-HLS
  This course provides professors with an understanding of high-level synthesis design methodologies necessary to develop digital systems u…
  ☆38Updated 5 years ago
• roo16kie / MAC_Verilog
  Using verilog to implement MAC (Multiply Accumulate) . Verifying it by testbench .
  ☆12Updated 6 years ago