EDDI-WebAppAcademy / LectureNotesLinks
수업 자료는 여기에 올립니다.
☆22Updated 2 years ago
Alternatives and similar repositories for LectureNotes
Users that are interested in LectureNotes are comparing it to the libraries listed below
Sorting:
- 소프트웨어 설치와 관련한 기본적인 설정 문서들☆20Updated 2 years ago
- 웹/앱 과정 개인 프로젝트☆19Updated 2 years ago
- 개인 프로젝트 저장소입니다.☆7Updated 2 years ago
- 수업 자료는 모두 여기에 업로드 됩니다.☆27Updated 3 years ago
- It's for SDC-AI Lecture Notes☆16Updated 11 months ago
- 과제는 여기에 제출합니다.☆26Updated 3 years ago
- 웹/앱 보충 강의☆13Updated 2 years ago
- Vue Basics☆10Updated 2 years ago
- ☆214Updated this week
- 100 Gbps TCP/IP stack for Vitis shells☆214Updated last year
- Vitis HLS Library for FINN☆204Updated last week
- DPU on PYNQ☆224Updated last year
- Build Customized FPGA Implementations for Vivado☆330Updated this week
- AXI interface modules for Cocotb☆276Updated last year
- Updated version of the XUP Workshops☆13Updated 7 years ago
- A collection of extensions for Vitis and Intel FPGA OpenCL to improve developer quality of life.☆322Updated 6 months ago
- This XUP course provides an introduction to embedded system design on Zynq using the Xilinx Vivado software suite.☆84Updated 2 years ago
- ☆290Updated this week
- Board files to build Ultra 96 PYNQ image☆156Updated 7 months ago
- Implementation of CNN using Verilog☆223Updated 7 years ago
- A Tutorial on Putting High-Level Synthesis cores in PYNQ☆106Updated 7 years ago
- This repository contains a "Hello World" introduction application to the Xilinx PYNQ framework.☆105Updated 2 years ago
- PCI express simulation framework for Cocotb☆171Updated 3 months ago
- An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.☆25Updated 8 months ago
- This repository contains all the parameters you need to synthesize the AlexNet by using Vivado High Level Synthesis.☆21Updated 7 years ago
- Squeezenet V1.1 on Cyclone V SoC-FPGA at 450ms/image, 20x faster than ARM A9 processor alone. A project for 2017 Innovate FPGA design con…☆111Updated 7 years ago
- Scalable systolic array-based matrix-matrix multiplication implemented in Vivado HLS for Xilinx FPGAs.☆352Updated 6 months ago
- Avnet Board Definition Files☆134Updated this week
- Convolutional Neural Network Using High Level Synthesis☆87Updated 4 years ago
- SDAccel Development Environment Tutorials☆109Updated 5 years ago