Alternatives and similar repositories for LectureNotes:

Users that are interested in LectureNotes are comparing it to the libraries listed below

• EDDI-RobotAcademy / WebAppPersonalProject
  웹/앱 과정 개인 프로젝트
  ☆19Updated 2 years ago
• EDDI-WebAppAcademy / Documents
  소프트웨어 설치와 관련한 기본적인 설정 문서들
  ☆20Updated 2 years ago
• EDDI-RobotAcademy / supplement-lecture
  웹/앱 보충 강의
  ☆13Updated 2 years ago
• EDDI-RobotAcademy / SDC-AI-LectureNotes
  It's for SDC-AI Lecture Notes
  ☆16Updated 8 months ago
• KHWeb19 / PersonalProject
  개인 프로젝트 저장소입니다.
  ☆7Updated 2 years ago
• KHWeb19 / Homework
  과제는 여기에 제출합니다.
  ☆26Updated 2 years ago
• KHWeb19 / LectureContents
  수업 자료는 모두 여기에 업로드 됩니다.
  ☆27Updated 2 years ago
• EDDI-RobotAcademy / Vue-Basics
  Vue Basics
  ☆10Updated 2 years ago
• EDDI-RobotAcademy / eddi_socket_client_boiler_plate
  It's for Deep Learning Local Server
  ☆9Updated 6 months ago
• Xilinx / Vitis_Accel_Examples
  Vitis_Accel_Examples
  ☆537Updated 3 weeks ago
• semisgdh / SGDH-RVSoC
  An incredibly small 32-bit RISC-V rv32acim CPU capable of running Linux on FPGA, and software simulations.
  ☆22Updated 5 months ago
• Aashish3970 / MNIST_FPGA
  3 layern artificial ANN to recognize handwritten digits and implement in FPGA
  ☆8Updated 4 years ago
• BitWeb17 / LectureContents
  It's for Lecture Contents
  ☆13Updated 4 years ago
• Xilinx / Vitis-HLS-Introductory-Examples
  ☆676Updated 5 months ago
• alexforencich / verilog-axis
  Verilog AXI stream components for FPGA implementation
  ☆802Updated 2 months ago
• fpgasystems / Vitis_with_100Gbps_TCP-IP
  100 Gbps TCP/IP stack for Vitis shells
  ☆207Updated last year
• Xilinx / XilinxBoardStore
  ☆286Updated last week
• alexforencich / cocotbext-axi
  AXI interface modules for Cocotb
  ☆256Updated last year
• Xilinx / DPU-PYNQ
  DPU on PYNQ
  ☆219Updated last year
• AniketBadhan / Convolutional-Neural-Network
  Implementation of CNN using Verilog
  ☆212Updated 7 years ago
• Xilinx / XRT
  Run Time for AIE and FPGA based platforms
  ☆591Updated this week
• Xilinx / DSP-PYNQ
  A PYNQ overlay demonstrating Pythonic DSP running on Zynq UltraScale+
  ☆39Updated 2 years ago
• taichi-ishitani / tvip-axi
  AMBA AXI VIP
  ☆398Updated 10 months ago
• EDDI-RobotAcademy / eddi_socket_server_boiler_plate
  It's for Deep Learning Local Server
  ☆10Updated 6 months ago
• lucky-wfw / ARM_AMBA_Design
  Based on ARM AMBA bus protocol, Verilog is used to design the digital circuit.
  ☆122Updated 3 years ago
• funningboy / uvm_axi
  uvm AXI BFM(bus functional model)
  ☆244Updated 11 years ago
• Xilinx / Vivado-Design-Tutorials
  ☆202Updated last week
• louisliuwei / PynqDocs
  PYNQ学习资料
  ☆163Updated 5 years ago
• dpretet / async_fifo
  A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog
  ☆330Updated last year
• Xilinx / Vitis-In-Depth-Tutorial
  ☆118Updated 3 years ago