Alternatives and similar repositories for vga_to_ascii

Users that are interested in vga_to_ascii are comparing it to the libraries listed below

• matrix-io / xc3sprog
  xc3sprog is a suite of utilities for programming Xilinx FPGAs, CPLDs, and EEPROMs with the Xilinx Parallel Cable and other JTAG adapters …
  ☆127Updated last year
• derekmulcahy / xvcpi
  Xilinx Virtual Cable Server for Raspberry Pi
  ☆118Updated 3 years ago
• tmbinc / xvcd
  Xilinx Virtual Cable Daemon
  ☆125Updated 7 months ago
• TimRudy / ice-chips-verilog
  IceChips is a library of all common discrete logic devices in Verilog
  ☆146Updated last week
• strigeus / fpganes
  NES in Verilog
  ☆201Updated 2 months ago
• blkf2016 / ebaz4205
  Some resources for the ebaz4205 board
  ☆75Updated 6 years ago
• zberkes / XilinxISE-Docker
  Prepared CentOS6 in Docker to run Xilinx ISE 14.7
  ☆40Updated 3 years ago
• icebreaker-fpga / icebreaker-pmod
  Collection of PMOD boards for the use with iCEBreaker and any other FPGA board that has PMOD connectors.
  ☆91Updated last year
• alangarf / apple-one
  An attempt at a small Verilog implementation of the original Apple 1 on an FPGA
  ☆146Updated 2 weeks ago
• OLIMEX / iCE40HX1K-EVB
  FPGA development board made with KiCAD
  ☆111Updated 2 years ago
• zf3 / psram-tang-nano-9k
  An open source PSRAM/HyperRAM controller for Sipeed Tang Nano 9K / Gowin GW1NR-LV9QN88PC6/15 FPGA
  ☆82Updated 2 years ago
• mmicko / prjtang
  Documenting the Anlogic FPGA bit-stream format.
  ☆88Updated 2 years ago
• kholia / xvcpi
  Use Raspberry Pi as a wireless Xilinx JTAG 'cable'. Note: This is a portable, tested, maintained clone of https://github.com/strongleg/xv…
  ☆40Updated 4 years ago
• cliffordwolf / SimpleVOut
  A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals
  ☆244Updated 6 years ago
• pablomarx / rodinia
  AGM bitstream utilities and decoded files from Supra
  ☆44Updated 2 months ago
• tmatsuya / i2c_edid
  I2C ROM for EDID (Extended Display Identification Data) on FPGAs
  ☆22Updated 9 years ago
• Ravenslofty / mistral
  Cyclone V bitstream reverse-engineering project
  ☆126Updated last year
• emard / ulx3s-misc
  Miscellaneous ULX3S examples (advanced)
  ☆80Updated 3 months ago
• scarabhardware / miniSpartan6-plus
  ☆76Updated 10 years ago
• smunaut / iCE40linux
  Gateware / Firmware / BuildRoot to run linux on iCE40 / iCEBreaker
  ☆102Updated 2 years ago
• mithro / ixo-usb-jtag
  usb-jtag - Altera USB Blaster Emulation with a FX2
  ☆72Updated 4 years ago
• wuxx / icesugar-pro
  iCESugar series FPGA dev board
  ☆185Updated 3 weeks ago
• MJoergen / HyperRAM
  Portable HyperRAM controller
  ☆59Updated 10 months ago
• WillGreen / timetoexplore
  Source code to accompany https://timetoexplore.net
  ☆63Updated 5 years ago
• tomverbeure / panologic-g2
  Pano Logic G2 Reverse Engineering Project
  ☆144Updated 4 years ago
• tomverbeure / panologic
  PanoLogic Zero Client G1 reverse engineering info
  ☆74Updated last year
• matt-kimball / toygpu
  A simple GPU on a TinyFPGA BX
  ☆81Updated 7 years ago
• quartiq / bscan_spi_bitstreams
  FPGA gateware and pre-build bitstreams that expose SPI over JTAG. The protocol is implemented (among others) by openocd.
  ☆56Updated 2 years ago
• cbureriu / xilinx-14.7-patch-for-Win10-32-64
  Xilinx 14.7 patch for Win10 32/64
  ☆27Updated 3 years ago
• davidthings / tinyfpga_bx_usbserial
  USB Serial on the TinyFPGA BX
  ☆139Updated 4 years ago