Simulation in C of set associative, write-allocate L2 cache using MESI protocol. Complete.
☆21Jan 19, 2012Updated 14 years ago
Alternatives and similar repositories for L2-Cache-Simulator
Users that are interested in L2-Cache-Simulator are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Simulator that maintains coherent caches for 4, 8 and 16 core CMP. Implementation of MSI, MESI, MOSI, MOESI and MOESIF protocols for a b…☆11Jan 6, 2015Updated 11 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆17Nov 19, 2019Updated 6 years ago
- CS288 course projects - statistical NLP for machine translations (language model, encoding, and alignment)☆10Apr 14, 2011Updated 15 years ago
- SYSU-ARCH is a LAB that focuses on the use and extending of simulators.☆10Dec 19, 2022Updated 3 years ago
- Initial framework source code for CSE240A branch predictor project☆10Nov 30, 2017Updated 8 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Rethinking Data-Free Quantization as a Zero-Sum Game☆10Oct 27, 2024Updated last year
- Share JTAG chain within RISCV core and Xilinx FPGA.☆10Sep 17, 2019Updated 7 years ago
- A DPDK repo with Corundum driver☆38Aug 1, 2022Updated 4 years ago
- A general slow DDR3 interface. Very little resource consumption. Suits for all FPGAs with 1.5V IO voltage.☆11Dec 14, 2022Updated 3 years ago
- ☆10Apr 20, 2025Updated last year
- Implementation of ChaCha20 for Cyclone V FPGA (DE10-nano) easily connectable to HPS (ARM processor)☆12Jul 29, 2020Updated 6 years ago
- ☆10Feb 17, 2026Updated 7 months ago
- ChipScope / ILA using XVC (XIlinx Virtual Cable Over PCIe) with a PR (Partial Reconfiguration) design Example.☆15Jun 1, 2017Updated 9 years ago
- Board support crate for STMicroElectronics STM32H7 Nucleo-144 boards.☆12Aug 23, 2024Updated 2 years ago
- Managed hosting for WordPress and PHP on Cloudways • AdManaged hosting for WordPress, Magento, Laravel, or PHP apps, on multiple cloud providers. Deploy in minutes on Cloudways by DigitalOcean.
- ☆11Oct 1, 2021Updated 4 years ago
- Artifacts for the "SurgeProtector: Mitigating Temporal Algorithmic Complexity Attacks using Adversarial Scheduling" paper that appears in…☆13Jun 24, 2022Updated 4 years ago
- imx bootrom plugin☆13Oct 9, 2018Updated 7 years ago
- ☆14Jun 22, 2020Updated 6 years ago
- A Rust parser for the CC-CEDICT Chinese-English Dictionary☆14Jan 5, 2025Updated last year
- Experimental linux kernel module to mirror evdev inputs☆16Aug 1, 2020Updated 6 years ago
- A tutorial for setting up Symbolic Quick Error Detection (SQED) using the model checker, CoSA, on the Ride Core☆11May 24, 2019Updated 7 years ago
- x86 virtualization study notes using Intel VT-x☆21Jan 3, 2014Updated 12 years ago
- Software artifacts for "UC-Check: Characterizing Micro-operation Caches in x86 Processors and Implications in Security and Performance" (…☆10Dec 27, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Linux UIO Driver for AXI DMA☆15Jul 23, 2018Updated 8 years ago
- ESnet general-purpose FPGA design library.☆14Updated this week
- remote UI for embedded (Rust) applications☆15Sep 26, 2023Updated 3 years ago
- ☆17Apr 7, 2020Updated 6 years ago
- Cachebench, with hacks to make it run on SmartOS / x86.☆11Feb 15, 2012Updated 14 years ago
- Test bench and scripts for testing VCL☆10Sep 9, 2026Updated 2 weeks ago
- A simple AXI4 DMA unit written in SpinalHDL.☆18Apr 18, 2020Updated 6 years ago
- A Golomb encoding/decoding implementation in C☆13Aug 6, 2011Updated 15 years ago
- The "Connectathon NFS tests", as published on www.connectathon.org for the Connectathon 2004 event. The test directories contain programs…☆12Jul 11, 2014Updated 12 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- 32bit OS/kernel built from scratch with POSIX.1 compliance☆44Jul 8, 2020Updated 6 years ago
- ☆15Apr 18, 2023Updated 3 years ago
- Bootloader for the Omega2☆18Nov 18, 2022Updated 3 years ago
- Rust port of the Go implementation of DDSketch☆24Aug 3, 2026Updated last month
- RPCNIC: A High-Performance and Reconfigurable PCIe-attached RPC Accelerator [HPCA2025]☆16Dec 9, 2024Updated last year
- ☆18Nov 1, 2021Updated 4 years ago
- GeST (Generating Stress-Tests) is a Genetic Algorithm framework for automatic hardware stress-test generation. Related scientific publica…☆17May 7, 2019Updated 7 years ago