东南大学信息学院计算机组成原理课设--利用Verilog实现CPU和POC的原理仿真 | SEU computer architecture project--CPU & POC simulation with verilogHDL
☆41Feb 17, 2024Updated 2 years ago
Alternatives and similar repositories for SEU_CPU-POC-Design
Users that are interested in SEU_CPU-POC-Design are comparing it to the libraries listed below
Sorting:
- Official repository of the video reasoning benchmark MMR-V. Can Your MLLMs "Think with Video"?☆38Jun 23, 2025Updated 8 months ago
- Official Implementation for the paper "Integrative Decoding: Improving Factuality via Implicit Self-consistency"☆32Apr 12, 2025Updated 11 months ago
- FPGAandLAN☆28Jun 13, 2021Updated 4 years ago
- ☆39Jul 16, 2024Updated last year
- An AXI DDR3 SDRAM controller for FPGA☆45Dec 30, 2023Updated 2 years ago
- 利用MATLAB GUI设计平台，用窗函数法设计FIR数字滤波器，对所给出的含有噪声的声音信号进行数字滤波处理，得到降噪的声音信号，进行时域频域分析， 同时分析不同窗函数的效果。☆71Sep 13, 2021Updated 4 years ago
- DDR2 memory controller written in Verilog☆82Feb 28, 2012Updated 14 years ago
- Machine Learning, Python, Deep Learning, Linux, Pandas, Matplotlib, Git...☆240Aug 8, 2025Updated 7 months ago
- H264视频解码verilog实现☆88Aug 11, 2017Updated 8 years ago
- 数字信号处理大作业：Matlab实现语音分析：加噪声，频谱分析，滤波器等等（内附报告）【Matlab for speech analysis: add noise, spectrum analysis, filter, etc】☆162Jun 29, 2021Updated 4 years ago
- Shuhai is a benchmarking-memory tool that allows FPGA programmers to demystify all the underlying details of memories, e.g., HBM and DDR4…☆116Jun 15, 2025Updated 9 months ago
- [NeurIPS 2025] Efficient Reasoning Vision Language Models☆452Sep 18, 2025Updated 6 months ago
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆119Jul 12, 2020Updated 5 years ago
- Dataflow QNN inference accelerator examples on FPGAs☆245Mar 10, 2026Updated last week
- ☆228Mar 21, 2021Updated 4 years ago
- A QPSK modem written in the Verilog hardware description language, that can be implemented on FPGA☆214Nov 29, 2023Updated 2 years ago
- Long-RL: Scaling RL to Long Sequences (NeurIPS 2025)☆700Sep 24, 2025Updated 5 months ago
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆205Sep 15, 2023Updated 2 years ago
- 在vscode上的数字设计开发插件☆394Jan 27, 2023Updated 3 years ago
- Python-based Hardware Design Processing Toolkit for Verilog HDL☆776Jun 15, 2024Updated last year
- 眼底图像的血管分割☆221Jul 5, 2019Updated 6 years ago
- Resources and paper list for "Thinking with Images for LVLMs". This repository accompanies our survey on how LVLMs can leverage visual in…☆1,373Mar 9, 2026Updated last week
- HDLBits website practices & solutions☆783Dec 27, 2023Updated 2 years ago
- hpc-learning☆782May 30, 2024Updated last year
- Vitis Libraries☆1,077Feb 10, 2026Updated last month
- Verilog I2C interface for FPGA implementation☆686Feb 27, 2025Updated last year
- 分享FPGA开发知识、优秀文章、学习网站以及开源项目。本项目收集了github中许多FPGA开源项目。☆748Apr 21, 2023Updated 2 years ago
- VeeR EH1 core☆930May 29, 2023Updated 2 years ago
- An open-source microcontroller system based on RISC-V☆1,012Feb 6, 2024Updated 2 years ago
- 帮助大家进行FPGA的入门，分享FPGA相关的优秀文章，优秀项目☆5,305May 15, 2022Updated 3 years ago
- Lightweight Communications and Marshalling☆1,161Feb 15, 2026Updated last month
- Python Productivity for ZYNQ☆2,284Mar 2, 2026Updated 2 weeks ago
- 一个前后端分离的简单博客案例，适合刚入门vue，学前后端分离的童鞋！☆3,040Jan 6, 2023Updated 3 years ago
- HDL libraries and projects☆1,878Updated this week
- EasyR1: An Efficient, Scalable, Multi-Modality RL Training Framework based on veRL☆4,721Mar 10, 2026Updated last week
- Retina blood vessel segmentation with a convolutional neural network☆1,347Sep 8, 2022Updated 3 years ago
- IC design and development should be faster，simpler and more reliable☆1,986Dec 31, 2021Updated 4 years ago
- Verilog AXI components for FPGA implementation☆1,987Feb 27, 2025Updated last year
- exercise for nndl☆3,344Jul 19, 2024Updated last year