东南大学信息学院计算机组成原理课设--利用Verilog实现CPU和POC的原理仿真 | SEU computer architecture project--CPU & POC simulation with verilogHDL
☆45Feb 17, 2024Updated 2 years ago
Alternatives and similar repositories for SEU_CPU-POC-Design
Users that are interested in SEU_CPU-POC-Design are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- LLM Evaluation Framework for Hardware Design Using Python-Embedded DSLs☆18Aug 26, 2024Updated 2 years ago
- ☆16Dec 3, 2025Updated 9 months ago
- LLM-DSE: Searching Accelerator Parameters with LLM Agents☆18May 22, 2025Updated last year
- 浙江大学NLP资源交流共享计划☆33Mar 12, 2022Updated 4 years ago
- Projects and Labs for the Parallel Programming for FPGAs book☆24Dec 3, 2025Updated 9 months ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Implementation of Poly-attention, a higher-order self-attention proposed by Chakrabarti et al. of Columbia☆55Aug 19, 2026Updated last month
- 增强版东南大学选课助手 Enhanced version of Southeast University course selection assistant.☆115May 25, 2017Updated 9 years ago
- [EMNLP 2025]Repository for paper "DiMo-GUI: Advancing Test-time Scaling in GUI Grounding via Modality-Aware Visual Reasoning"☆30Jul 2, 2025Updated last year
- CamReasoner: Reinforcing Camera Movement Understanding via Structured Spatial Reasoning☆32May 23, 2026Updated 3 months ago
- Open source software for medical image processing from the Empenn team☆45Mar 4, 2026Updated 6 months ago
- ☆39Jul 16, 2024Updated 2 years ago
- ☆54Dec 10, 2024Updated last year
- HDLGen is an HDL generation tool, supporting embedded Perl or Python script, reduce manual work & improve effiency with a few embedded f…☆116Oct 31, 2023Updated 2 years ago
- An AXI DDR3 SDRAM controller for FPGA☆50Dec 30, 2023Updated 2 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- [NeurIPS 2025] Reinforcing Spatial Reasoning in Vision-Language Models with Interwoven Thinking and Visual Drawing☆99Jul 27, 2025Updated last year
- ☆94Feb 5, 2026Updated 7 months ago
- Convolutional Neural Network RTL-level Design☆87Oct 22, 2021Updated 4 years ago
- FPGA Technology Exchange Group相关文件管理☆67Jan 3, 2026Updated 8 months ago
- 东南大学计软智部分课程作业。你的时间值得更有价值的事。☆185Jun 7, 2025Updated last year
- An FPGA-based HDMI display controller. 基于FPGA的HDMI显示控制器☆117Jul 4, 2024Updated 2 years ago
- [CVPR 2025 Oral] VideoEspresso: A Large-Scale Chain-of-Thought Dataset for Fine-Grained Video Reasoning via Core Frame Selection☆142Jul 28, 2025Updated last year
- 😎天呐，这所学校真厉害☆160Jan 7, 2020Updated 6 years ago
- [CVPR 2025] OVO-Bench: How Far is Your Video-LLMs from Real-World Online Video Understanding?☆164Jul 24, 2025Updated last year
- End-to-end encrypted email - Proton Mail • AdSpecial offer: 40% Off Yearly / 80% Off First Month. All Proton services are open source and independently audited for security.
- 【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。☆120Jul 12, 2020Updated 6 years ago
- 🔥An open-source survey of the latest video reasoning tasks, paradigms, and benchmarks.☆191Updated this week
- ☆181Updated this week
- A collection of demonstration digital filters☆178Jan 18, 2024Updated 2 years ago
- A new LLM solution for RTL code generation, achieving state-of-the-art performance in non-commercial solutions and outperforming GPT-3.5.☆322Feb 9, 2025Updated last year
- 📚 A curated collection of papers and open-source code repositories dedicated to the application of Vision-Language Models (VLMs) for str…☆209Updated this week
- Dataflow QNN inference accelerator examples on FPGAs☆265Mar 10, 2026Updated 6 months ago
- Brief guides for ZJU freshmen. [site](https://zjuers.com/welcome/)☆154Updated this week
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆223Sep 15, 2023Updated 3 years ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Implementation of CNN using Verilog☆249Oct 13, 2017Updated 8 years ago
- A full-speed device-side USB peripheral core written in Verilog.☆244Oct 30, 2022Updated 3 years ago
- 收集并整理了全国大学生电子设计竞赛从1994年至2025年的历年赛题，如有遗漏欢迎补充！☆980Updated this week
- 浙江大学计算机课程资料整理☆186Feb 29, 2024Updated 2 years ago
- PypelineC: A hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compi…☆749Updated this week
- CS106L : Standard C++ Programming Course☆339Jun 18, 2025Updated last year
- MemGen: Weaving Generative Latent Memory for Self-Evolving Agents☆417Jun 10, 2026Updated 3 months ago