tsung-wei-huang / repo759Links
About repo with information useful for the Fall 2024 offering of ECE 759 - High Performance Computing for Applications in Engineering
☆26Updated 9 months ago
Alternatives and similar repositories for repo759
Users that are interested in repo759 are comparing it to the libraries listed below
Sorting:
- Heterogeneous Programming☆17Updated 2 years ago
- HeteroCL-MLIR dialect for accelerator design☆41Updated 10 months ago
- ☆104Updated this week
- An out-of-tree MLIR dialect template.☆105Updated 11 months ago
- A portable implementation of SZ lossy compression for AMD GPUs and Hygon DCUs.☆10Updated 5 months ago
- SNIG: Accelerated Large Sparse Neural Network Inference using Task Graph Parallelism☆34Updated 3 years ago
- A scalable High-Level Synthesis framework on MLIR☆268Updated last year
- Bridging polyhedral analysis tools to the MLIR framework☆116Updated last year
- ☆39Updated 2 years ago
- IREE plugin repository for the AMD AIE accelerator☆101Updated this week
- ☆47Updated last month
- development repository for the open earth compiler☆80Updated 4 years ago
- Hands-on experience programming AI Engines using Vitis Unified Software Platform☆41Updated last year
- Allo: A Programming Model for Composable Accelerator Design☆255Updated last week
- HeteroCL: A Multi-Paradigm Programming Infrastructure for Software-Defined Heterogeneous Computing☆339Updated last year
- An MLIR dialect to enable the efficient acceleration of ML model on CGRAs.☆60Updated 10 months ago
- Fast and accurate DRAM power and energy estimation tool☆172Updated this week
- ARIES: An Agile MLIR-Based Compilation Flow for Reconfigurable Devices with AI Engines (FPGA 2025 Best Paper Nominee)☆37Updated this week
- SparseP is the first open-source Sparse Matrix Vector Multiplication (SpMV) software package for real-world Processing-In-Memory (PIM) ar…☆75Updated 3 years ago
- ☆31Updated 3 years ago
- PyTorch model to RTL flow for low latency inference☆131Updated last year
- Advanced Programming for Computer Design Problems☆17Updated 3 years ago
- SYCL for Vitis: Experimental fusion of triSYCL with Intel SYCL oneAPI DPC++ up-streaming effort into Clang/LLVM☆120Updated 9 months ago
- CGRA Compilation Framework☆86Updated 2 years ago
- ☆56Updated 4 months ago
- RapidStream TAPA compiles task-parallel HLS program into high-frequency FPGA accelerators.☆173Updated last week
- Examples shown as part of the tutorial "Productive parallel programming on FPGA with high-level synthesis".☆200Updated 3 years ago
- DAMOV is a benchmark suite and a methodical framework targeting the study of data movement bottlenecks in modern applications. It is inte…☆83Updated 2 years ago
- GPTPU for SC 2021☆52Updated 2 years ago
- GPGPU-Sim provides a detailed simulation model of a contemporary GPU running CUDA and/or OpenCL workloads and now includes an integrated…☆54Updated last month