Alternatives and similar repositories for Xv6-MLFQ-Scheduler

Users that are interested in Xv6-MLFQ-Scheduler are comparing it to the libraries listed below

• joeylemon / xv6-threads
  kernel threads in xv6
  ☆14Updated 4 years ago
• stwjivan / xv6-with-MLFQ
  ☆11Updated 9 years ago
• nxbyte / Advanced-xv6
  Modern improvements for MIT's xv6 OS
  ☆38Updated 6 years ago
• avaiyang / xv6-lottery-scheduling
  ☆11Updated 7 years ago
• wookayin / pintos
  🌀 OS Coursework Project (PintOS)
  ☆231Updated 10 years ago
• kishanpatel22 / xv6-kernel-threads
  Design and Implementation of kernel level threads for xv6 operating system. Adding system call related to threading environment in xv6 al…
  ☆30Updated 4 years ago
• kaist-cp / cs492-uarch
  ☆44Updated last year
• codyjack / OS-pintos
  Pintos OS from Stanford
  ☆130Updated 14 years ago
• casys-kaist / kev
  KAIST Educational Virtualization
  ☆15Updated last year
• devang-m / CS537
  Projects of CS-537: Intro to Operating Systems (Spring 2019) at University of Wisconsin-Madison using xv6 Operating System
  ☆20Updated 6 years ago
• kaist-cp / memento
  Memento: A Framework for Detectable Recoverability in Persistent Memory (PLDI 2023)
  ☆18Updated 2 years ago
• matbi86 / matbi_fpga_season_1
  to study xilinx fpga using Zybo Z7-20 board
  ☆14Updated last year
• shreyaakamath / Xv6-kernel-threads
  ☆11Updated 9 years ago
• ustb-owl / MimiC
  MimiC is a compiler of C subset (extended SysY language) by USTB NSCSCC team.
  ☆62Updated 2 years ago
• kaist-plrg-cs320 / assignment-docs
  ☆24Updated last year
• pku-minic / MiniVM
  MiniVM is a virtual machine for executing Eeyore/Tigger IR.
  ☆35Updated 4 years ago
• kaist-cp / hazardflow
  HazardFlow: Modular Hardware Design of Pipelined Circuits with Hazards IMPORTANT: DON'T FORK!
  ☆20Updated last year
• decaf-lang / decaf
  The new Decaf compiler, rewritten in "modern" Java
  ☆66Updated 5 years ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆108Updated 6 years ago
• anandthegreat / xv7
  xv7- (xv6+Demand Paging+Swapping)
  ☆10Updated 5 years ago
• char-fish-after-lunch / SystemOnCat
  An SoC with multiple RISC-V IMA processors.
  ☆19Updated 7 years ago
• Airtnp / Notes
  Just save my record on github...
  ☆26Updated 4 years ago
• phlalx / jos
  MIT 6.828: Operating System Engineering lab / JOS
  ☆73Updated 7 years ago
• segviol / indigo
  A compiler for a C-like toy language (named "SysY") into ARMv7a assembly, written in C++17
  ☆50Updated 5 years ago
• jivimberg / cs243-summary
  Summary for Stanford class CS243 - Program Analysis and Optimizations | Winter 2016
  ☆32Updated 9 years ago
• chaudharirohit2810 / xv6-mmap
  Implementation of mmap system call in xv6
  ☆15Updated 4 years ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆206Updated 5 years ago
• aswaterman / trainwreck
  Original RISC-V 1.0 implementation. Not supported.
  ☆42Updated 7 years ago
• prosyslab-classroom / cs524-program-analysis
  ☆63Updated 3 months ago
• mwillsey / cs265
  Website for CS 265
  ☆32Updated 11 months ago