实践GoF的23种设计模式：Java实现
☆18Mar 13, 2022Updated 4 years ago
Alternatives and similar repositories for Practice-Design-Pattern--Java-Implementation
Users that are interested in Practice-Design-Pattern--Java-Implementation are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 实践GoF的23种设计模式：Go实现☆152Apr 13, 2024Updated 2 years ago
- Artifacts for the SCVP lecture☆12Nov 17, 2021Updated 4 years ago
- A Notepad++ equivalent editor using only Qt framework.☆10Jan 28, 2021Updated 5 years ago
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- Wavious Wlink☆12Oct 28, 2021Updated 4 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Template-based tree and table model creation for Qt MVC in a modern c++11 functional style (More easy than direct using QAbstractItemMode…☆14Aug 9, 2017Updated 9 years ago
- linux常用库,使用boost和标准库编写的常用库,包含线程池、内存池、通信、日志、时间处理、定时器☆13May 14, 2014Updated 12 years ago
- Advanced Peripheral Bus (APB) UVM testbench project☆10Apr 9, 2017Updated 9 years ago
- A Xtext based SystemRDL editor with syntax highlighting and context sensitive help☆12Feb 9, 2024Updated 2 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- 使用CTk开发的一个简单程序，可作为简单的应用参考☆11Oct 14, 2018Updated 7 years ago
- ☆12Dec 27, 2022Updated 3 years ago
- libDBConnector程序库使用C/C++语言开发，通过MySQL C API 和Oralce OCI方式访问MySQL和Oracle数据库，且程序库可以跨平台使用，保留统一访问接口，用户只需设置创建连接对象的参数，即可改变数据库连接，同时保证同一应用程序可同时访问M…☆12May 14, 2015Updated 11 years ago
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆15Jun 4, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- ☆12Dec 7, 2022Updated 3 years ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- ☆15Dec 6, 2023Updated 2 years ago
- Hardware Description Language Translator☆17Aug 7, 2026Updated last week
- 一个c++的控制台框架，帮助你快速开发出一个（好看的，好用的）控制台应用程序。☆14Jun 2, 2020Updated 6 years ago
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆14Aug 21, 2023Updated 2 years ago
- C program and network programming series articles demo program☆15Mar 2, 2026Updated 5 months ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- LPC (Linear Predictive Coding) decoder in C++☆13Dec 21, 2016Updated 9 years ago
- A SystemC + DRAMSim2 simulator for exploring the SpMV hardware accelerator design space.☆15Nov 9, 2014Updated 11 years ago
- ☆18Jul 3, 2025Updated last year
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- ☆15Nov 11, 2015Updated 10 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- ☆18May 6, 2011Updated 15 years ago
- UVM-SystemC reference implementation☆20Apr 8, 2026Updated 4 months ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- Serverless GPU API endpoints on Runpod - Get Bonus Credits • AdSkip the infrastructure headaches. Auto-scaling, pay-as-you-go, no-ops approach lets you focus on innovating your application.
- The purpose of the repo is to support CORE-V Wally architectural verification☆20Nov 11, 2025Updated 9 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Sep 10, 2025Updated 11 months ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- Simple log class implemented by redirecting QDebug. 通过重定向 QDebug 实现的简易日志类☆20Aug 25, 2023Updated 2 years ago
- ☆15Jan 13, 2021Updated 5 years ago
- ☆11Jul 16, 2020Updated 6 years ago
- ☆16May 25, 2026Updated 2 months ago