☆89Aug 21, 2017Updated 8 years ago
Alternatives and similar repositories for librecore
Users that are interested in librecore are comparing it to the libraries listed below
Sorting:
- ☆11Jul 1, 2021Updated 4 years ago
- The memory model was leveraged from micron.☆28Mar 24, 2018Updated 7 years ago
- Libre Devuan for the Asus C201☆14Jun 15, 2019Updated 6 years ago
- Web application for sharing events☆10May 8, 2019Updated 6 years ago
- Simulate System76 EC with area8051 emulator☆12Mar 2, 2024Updated last year
- A collection of small examples demonstrating various linker features☆12Dec 29, 2018Updated 7 years ago
- Indicate anchors in a web page☆11Feb 5, 2026Updated 3 weeks ago
- A personal task manager☆25Nov 14, 2024Updated last year
- Portable Executable Header Viewer☆13Jan 29, 2025Updated last year
- Rust library for parsing a number of firmware images☆14Feb 22, 2023Updated 3 years ago
- SystemC simulator of a highly customizable Nostrum network-on-chip (NoC).☆14Apr 20, 2014Updated 11 years ago
- Designed a pipelined calculation engine to read input/weights of neuron and compute/store results in SystemVerilog. Implemented fabric to…☆12Feb 12, 2019Updated 7 years ago
- ☆16Jun 29, 2018Updated 7 years ago
- USB-PD Power/Data Splitter☆14Jan 21, 2023Updated 3 years ago
- Experimental breakout board for a signle 200-ball WFBGA LPDDR4 chip in SO-DIMM DDR4 form factor.☆18Dec 11, 2025Updated 2 months ago
- Read-only mirror of https://github.com/intel/FSP. We don't handle pull requests.☆15Updated this week
- ☆17Oct 7, 2025Updated 4 months ago
- DDR4 Simulation Project in System Verilog☆44Aug 18, 2014Updated 11 years ago
- Collaborative project to create an advanced GPU, with additional features to flesh-out the peripherals for a home-made, DIY computer.☆18Feb 26, 2023Updated 3 years ago
- Point of light effects with an Adafruit NeoPixel matrix☆14Jan 26, 2021Updated 5 years ago
- TIDENet is an ASIC written in Verilog for Tiny Image Detection at Edge with neural networks (TIDENet) using DNNWeaver 2.0, the Google Sky…☆17Jan 30, 2023Updated 3 years ago
- Wavious DDR (WDDR) Physical interface (PHY) Hardware☆122Jul 22, 2021Updated 4 years ago
- AXI X-Bar☆19Apr 8, 2020Updated 5 years ago
- dracut initramfs module to start sshd on early boot to enter encryption passphrase from across the internets☆24Feb 28, 2016Updated 10 years ago
- FPGA-based DRAM tester supporting RDIMM DDR5 memories☆27Jan 29, 2026Updated last month
- ☆45Apr 11, 2017Updated 8 years ago
- ☆14Sep 1, 2017Updated 8 years ago
- An Open Source Link Protocol and Controller☆29Jul 26, 2021Updated 4 years ago
- This projects takes features included in https://github.com/rockchip-linux/kernel and makes them buildable out-of-tree, on mainline kerne…☆16May 17, 2017Updated 8 years ago
- MMC (and derivative standards) host controller☆25Sep 14, 2020Updated 5 years ago
- HLS code for Network on Chip (NoC)☆22Sep 11, 2020Updated 5 years ago
- - Designed a Nand Flash Controller, Flash Memory and Buffer (Design Target : Samsung K9F1G08R0A NAND Flash). - Implemented operations : …☆21Apr 15, 2018Updated 7 years ago
- irssi plugin that sends notifications to growl or libnotify over a ssh tunnel☆47Nov 8, 2020Updated 5 years ago
- The controller is a Verilog implementation through a state machine structure per Micro datasheet specifications, and connected to a prede…☆23Jul 6, 2018Updated 7 years ago
- ☆24Oct 6, 2021Updated 4 years ago
- Remote control boards in a LAVA setup.☆21Jun 26, 2018Updated 7 years ago
- 12-bit 10-KSPS Incremental Delta-Sigma ADC in Skywater 130 nm☆24May 13, 2023Updated 2 years ago
- AXI support for Migen/MiSoC☆28Jun 5, 2025Updated 8 months ago
- Short reference card for gentoo beginners☆21Sep 28, 2014Updated 11 years ago