C Primer Plus, Fifth Edition
☆47Oct 1, 2020Updated 5 years ago
Alternatives and similar repositories for C_Primer
Users that are interested in C_Primer are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- 《C Primer Plus》中文第6版 配套源代码☆36Nov 23, 2020Updated 5 years ago
- Solutions to Stephen Prata's C++ Primer Plus☆79Sep 13, 2021Updated 4 years ago
- Network on-Chip (NoC) simulator for simulating intra-chip data flow in Neural Network Accelerator☆39Dec 22, 2023Updated 2 years ago
- Network on Chip for MPSoC☆29Aug 7, 2026Updated last week
- A Verilog Filelist parser in Rust☆11Mar 25, 2022Updated 4 years ago
- GPU virtual machines on DigitalOcean Gradient AI • AdGet to production fast with high-performance AMD and NVIDIA GPUs you can spin up in seconds. The definition of operational simplicity.
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- Hardware Design, Exploration, and Code Generation for SoC Designers☆12Dec 15, 2019Updated 6 years ago
- A simple cycle accurate template model for ASIC/FPGA hardware design. Including a cycle accurate FIFO design example. More designs are co…☆17Sep 5, 2019Updated 6 years ago
- ☆12Dec 27, 2022Updated 3 years ago
- CoreDNS plugin to run a DNS64 server☆13Apr 2, 2020Updated 6 years ago
- 针对一日一报表格的自动填写脚本☆14May 22, 2020Updated 6 years ago
- Virtual Breadboard / PCB simulation for Prototyping and Educational Purposes☆15Jun 4, 2023Updated 3 years ago
- UVM components for DSP tasks (MODulation/DEModulation)☆16Mar 2, 2022Updated 4 years ago
- VIP-Bench benchmarks for evaluating secure computation frameworks (e.g., HE, MPC, SE, etc...)☆13Jun 9, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- PCIe System Verilog Verification Environment developed for PCIe course☆16Mar 26, 2024Updated 2 years ago
- Common Agent is a generic agent implemented in SystemVerilog, based on UVM methodology, which can be easily extended to create very fast …☆13Apr 29, 2015Updated 11 years ago
- Data Structure and Algorithm explanations with Implementations by C☆20May 4, 2017Updated 9 years ago
- C、C++和其在Linux下的编程学习，主要是51CTO、传智播客、一些经典书籍的学习等☆38May 9, 2024Updated 2 years ago
- Hardware Description Language Translator☆17Aug 7, 2026Updated last week
- ☆10Dec 27, 2020Updated 5 years ago
- C-Log Easy and Efficient☆20Aug 29, 2019Updated 6 years ago
- Very simple and stupid TCP/IP stack written in C☆10Mar 25, 2016Updated 10 years ago
- MockServer, HTTP(s) Proxy, API record, JSON server, Customer driven test - PACT record generate,☆15Dec 19, 2016Updated 9 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- UVM verification platform for DW_apb_i2c IP core(Master Mode)☆14Aug 21, 2023Updated 2 years ago
- server based on boost☆18Nov 11, 2019Updated 6 years ago
- LPC (Linear Predictive Coding) decoder in C++☆13Dec 21, 2016Updated 9 years ago
- HTML/CSS/JS+ASP.NET+SQLSever 之 购物网站☆13Aug 20, 2018Updated 7 years ago
- ☆18Jul 3, 2025Updated last year
- Research enablement kit for designing and prototyping a Cortex-M0–based SoC with custom IP integration (education, research)☆18Jun 13, 2025Updated last year
- ☆15Nov 11, 2015Updated 10 years ago
- a smart light server make by myself☆17Nov 11, 2019Updated 6 years ago
- ☆18Dec 13, 2022Updated 3 years ago
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- 9 sorting algorithms coded C++ for the Bachelors course "Design & Analysis of Algorithms" in Spring 2015☆12May 7, 2018Updated 8 years ago
- 🇯 JSON encoder and decoder in pure SystemVerilog☆16Jul 7, 2024Updated 2 years ago
- The purpose of the repo is to support CORE-V Wally architectural verification☆20Nov 11, 2025Updated 9 months ago
- Linter for SystemVerilog Assertions (SVA). Following the philosophy of BYOL - Build Your Own Linter, SVALint is an example of ho users ca…☆21Sep 10, 2025Updated 11 months ago
- RiscSoC 是一个芯片集成项目，包含了 Cortex-M0、Cortex-M3、MIPS、RISC-V、4-BIT 等内核的 SoC 集成，部分 SoC 使用的自己设计的内核☆13Apr 26, 2022Updated 4 years ago
- Microsoft Exchange Server 2016 PowerShell Cookbook – Fourth Edition, published by Packt☆16Jan 14, 2021Updated 5 years ago
- Requests -- Another HTTP client (inspired by python requests).☆18Jun 14, 2017Updated 9 years ago