hardkernel / EnergyMonitorLinks
☆26Updated 8 years ago
Alternatives and similar repositories for EnergyMonitor
Users that are interested in EnergyMonitor are comparing it to the libraries listed below
Sorting:
- Synthesiser for Asynchronous Verilog Language☆20Updated 10 years ago
- ☆14Updated 2 years ago
- C for Media Runtime☆24Updated 2 years ago
- OpenCL Demos for Xilinx FPGAs☆31Updated 9 years ago
- DyRACT Open Source Repository☆16Updated 9 years ago
- Library of various community contributed Parallella board admin scripts and programs☆39Updated 8 years ago
- An LLVM based mini-C to Verilog High-level Synthesis tool☆37Updated 4 months ago
- ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC☆19Updated 8 years ago
- OpenVX Running on a Raspberry Pi☆16Updated 8 years ago
- This is the official distribution of the Intel(R) Reference Operating System for the Internet of Things, or Intel(R) REF-OS-IOT for short…☆23Updated 3 years ago
- Main Repo for the OpenHW Group Software Task Group☆17Updated 4 months ago
- A C to verilog compiler☆53Updated 10 years ago
- Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations☆39Updated 11 years ago
- A Python package for high-performance processing and analysis of non-hierarchical VLSI designs☆12Updated 2 weeks ago
- Yocto BSP layer for Gumstix products.☆17Updated 4 years ago
- Rodinia Benchmark Suite for OpenCL-based FPGAs☆31Updated 2 years ago
- a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially☆40Updated 9 years ago
- ReconOS operating system version 3☆15Updated 8 years ago
- Compiler toolkit for neuFlow.☆26Updated 12 years ago
- Quadcopter control and pole balancing using deep reinforcement learning and hand gestures on ultra96☆10Updated last year
- Caribou: Distributed Smart Storage built with FPGAs☆67Updated 6 years ago
- Latte is a convolutional neural network (CNN) inference engine written in C++ and uses AVX to vectorize operations. The engine runs on Wi…☆13Updated 7 years ago
- ☆33Updated last year
- Apollo CPU Core in Verilog. For learning and having fun with open FPGA☆44Updated 8 years ago
- Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework☆12Updated 9 years ago
- This repo has codes for hardware accelerator design for CNNs using high level synthesis from Altera.☆14Updated 7 years ago
- Who doesn’t dream of a new FPGA family that can provide embedded hard neurons in its silicon architecture fabric instead of the conventio…☆16Updated 7 years ago
- RISC-V strace port☆13Updated 8 years ago
- doppioDB - A hardware accelerated database☆49Updated 8 years ago
- ☆17Updated this week