hardkernel / EnergyMonitor

Related projects: ⓘ

• fpga-opencl-benchmarks / rodinia_fpga
  Rodinia Benchmark Suite for OpenCL-based FPGAs
  ☆29Updated last year
• VectorBlox / mxp
  ☆29Updated this week
• ysshao / WIICA
  Workload ISA-Independent Characterization of Applications
  ☆11Updated 7 years ago
• vortexgpgpu / pocl
  a clone of POCL that includes RISC-V newlib devices support and Vortex
  ☆36Updated 3 months ago
• warclab / dyract
  DyRACT Open Source Repository
  ☆16Updated 8 years ago
• k0nze / qemu_zynq_linux_setup
  Tutorial on installing QEMU to simulate Zynq Devices with Petalinux
  ☆21Updated 7 years ago
• hipacc / hipacc-fpga
  Fork of Hipacc generating code for Vivado HLS and Altera OpenCL
  ☆24Updated 5 years ago
• Poofjunior / fpga_fast_serial_sort
  a parallel sorting algorithm implemented in hardware that sorts data in linear time as it arrives serially
  ☆38Updated 8 years ago
• LEAP-FPGA / leap-documentation
  ☆24Updated 8 years ago
• wsong83 / Asynchronous-Verilog-Synthesiser
  Synthesiser for Asynchronous Verilog Language
  ☆19Updated 9 years ago
• adamjvr / ZyncMV
  ZyncMV is an open source machine/computer vision platform using the Xilinx Zync FPGA+ ARM Cortex A9 SoC
  ☆19Updated 7 years ago
• FelixWinterstein / LEAP-HLS
  Rapid system integration of high-level synthesis kernels using the LEAP FPGA framework
  ☆11Updated 8 years ago
• arrayfire / xilinx_demos
  OpenCL Demos for Xilinx FPGAs
  ☆31Updated 8 years ago
• ARM-software / meabo
  Multi-purpose multi-phase micro-benchmark
  ☆17Updated 6 years ago
• RCSL-HKUST / heterosim
  HeteroSim is a full system simulator supporting x86 multicore processors combined with a FPGA via bus-based architecture. Flexible design…
  ☆20Updated 8 years ago
• pulp-platform / bigpulp
  ⛔ DEPRECATED ⛔ RISC-V manycore accelerator for HERO, bigPULP hardware platform
  ☆50Updated 2 years ago
• udif / ctoverilog
  A C to verilog compiler
  ☆49Updated 9 years ago
• lowRISC / lowrisc-fpga
  Untethered (stand-alone) FPGA implementation of the lowRISC SoC
  ☆54Updated 4 years ago
• stanford-ppl / pir
  ☆15Updated last year
• UCLA-VAST / soda
  Stencil with Optimized Dataflow Architecture
  ☆15Updated 6 months ago
• NUCAR-DEV / Hetero-Mark
  A Benchmark Suite for Heterogeneous System Computation
  ☆52Updated last week
• parsa-epfl / qflex
  Quick & Flexible Rack-Scale Computer Architecture Simulator
  ☆31Updated last week
• Xilinx / Xilinx_Base_Runtime
  ☆31Updated last year
• FelixWinterstein / FPGA-shared-mem
  Exploring Shared Virtual Memory Abstractions in OpenCL Tools for FPGAs
  ☆17Updated 6 years ago
• felsabbagh3 / Vortex
  RISC-V GPGPU
  ☆34Updated 4 years ago
• apertus-open-source-cinema / alpha-software
  Axiom Alpha prototype software (FPGA, Linux, etc.)
  ☆28Updated 8 years ago
• efeslab / optimus-hypervisor
  ☆18Updated 3 years ago
• sangwoojun / bluespecpcie
  PCIe library for the Xilinx 7 series FPGAs in the Bluespec language
  ☆69Updated 2 years ago
• sabbaghm / c-ll-verilog
  An LLVM based mini-C to Verilog High-level Synthesis tool
  ☆35Updated 10 months ago
• hipacc / hipacc
  A domain-specific language and compiler for image processing
  ☆76Updated 3 years ago