Alternatives and similar repositories for opl3_fpga:

Users that are interested in opl3_fpga are comparing it to the libraries listed below

• strigeus / fpganes
  NES in Verilog
  ☆194Updated 3 years ago
• alfikpl / ao486
  The ao486 is an x86 compatible Verilog core implementing all features of a 486 SX.
  ☆369Updated 10 years ago
• cliffordwolf / SimpleVOut
  A Simple FPGA Core for Creating VGA/DVI/HDMI/OpenLDI Signals
  ☆237Updated 6 years ago
• jamieiles / 80x86
  80186 compatible SystemVerilog CPU core and FPGA reference design
  ☆391Updated last year
• jotego / jt12
  FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)
  ☆124Updated 2 months ago
• MicroCoreLabs / Projects
  Ted Fried's MicroCore Labs Projects which include microsequencer-based FPGA cores and emulators for the 8088, 8086, 8051, 6502, 68000, Z8…
  ☆426Updated last week
• tomverbeure / panologic-g2
  Pano Logic G2 Reverse Engineering Project
  ☆140Updated 3 years ago
• ijor / fx68k
  FX68K 68000 cycle accurate SystemVerilog core
  ☆146Updated 3 years ago
• jotego / jt51
  YM2151 clone in verilog. FPGA proven.
  ☆80Updated 3 months ago
• brianbennett / fpga_nes
  FPGA-based Nintendo Entertainment System Emulator
  ☆269Updated last year
• gdevic / A-Z80
  An implementation of the Z80 CPU for Altera, Xilinx and Lattice FPGAs
  ☆153Updated 4 years ago
• smunaut / ice40-playground
  Various iCE40 cores / projects to play around with (mostly targeted at the icebreaker)
  ☆249Updated last year
• dan-rodrigues / icestation-32
  Compact FPGA game console
  ☆161Updated last year
• grahamedgecombe / icicle
  32-bit RISC-V system on chip for iCE40 FPGAs
  ☆305Updated last year
• shirriff / xc2064
  Reverse engineering the XC2064 FPGA
  ☆74Updated 3 years ago
• Wolfgang-Spraul / fpgatools
  public domain tools for FPGAs
  ☆326Updated 8 years ago
• m-labs / nmigen
  A refreshed Python toolbox for building complex digital hardware. See https://gitlab.com/nmigen/nmigen
  ☆669Updated 3 years ago
• srg320 / FpgaSnes
  SNES FPGA Emulator
  ☆92Updated 6 years ago
• YosysHQ / arachne-pnr
  Place and route tool for FPGAs
  ☆419Updated 5 years ago
• furrtek / SiliconRE
  Traces, schematics, and general infos about custom chips reverse-engineered from silicon
  ☆174Updated 3 weeks ago
• gundy / tiny-synth
  Verilog code for a simple synth module; developed on TinyFPGA BX
  ☆95Updated 5 years ago
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆411Updated 2 weeks ago
• trcwm / Speech256
  An FPGA implementation of a classic 80ies speech synthesizer. Done for the Retro Challenge 2017/10.
  ☆73Updated 5 years ago
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆341Updated 2 years ago
• lvd2 / ay-3-8910_reverse_engineered
  The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register du…
  ☆98Updated 5 years ago
• nullobject / sdram-fpga
  A FPGA core for a simple SDRAM controller.
  ☆118Updated 3 years ago
• nesl / ice40_examples
  Public examples of ICE40 HX8K examples using Icestorm
  ☆110Updated last year
• Ravenslofty / mistral
  Cyclone V bitstream reverse-engineering project
  ☆120Updated last year
• m-labs / misoc
  The original high performance and small footprint system-on-chip based on Migen™
  ☆324Updated last month
• alfikpl / ao68000
  The OpenCores ao68000 IP Core is a Motorola MC68000 binary compatible processor.
  ☆77Updated 13 years ago