lvd2 / ay-3-8910_reverse_engineeredLinks
The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register dump files into .flac soundtrack.
☆100Updated 5 years ago
Alternatives and similar repositories for ay-3-8910_reverse_engineered
Users that are interested in ay-3-8910_reverse_engineered are comparing it to the libraries listed below
Sorting:
- FX68K 68000 cycle accurate SystemVerilog core☆152Updated 4 years ago
- Small microcoded 68000 verilog softcore☆58Updated 6 years ago
- Verilog module compatible with Yamaha OPL chips☆56Updated 8 months ago
- Verilog clone of YM2149☆43Updated 7 months ago
- FM sound source written in Verilog, fully compatible with YM2612, YM3438 (JT12), YM2203 (JT03) and YM2610 (JT10)☆126Updated 3 weeks ago
- YM2151 clone in verilog. FPGA proven.☆83Updated 8 months ago
- sn76489an compatible Verilog core, with emphasis on FPGA implementation and Megadrive/Master System compatibility☆31Updated 8 months ago
- Xark's Open Source Embedded Retro Adapter - FPGA based video for rosco_m68k and others☆40Updated 10 months ago
- Cycle-Accurate MC6809/E implementation, Verilog☆94Updated 4 years ago
- switchable 68K CPU-Core☆52Updated 5 months ago
- Gate array reverse engineering☆25Updated 4 months ago
- FPGA board support and core ports for MiSTeX☆52Updated 8 months ago
- A YM2413 clone module written in VHDL.☆27Updated 5 years ago
- All the files for ZX-Uno project repository☆119Updated 8 months ago
- A highly clock-accurate FPGA clone of the NES 2A03(7) APU (pAPU), created on the basis of reverse engineering.☆23Updated 2 months ago
- A BSD-licensed YM2151 cycle-accurate Verilog core based on the die shot from siliconpr0n☆75Updated last year
- Implementation of an Atari ST in VHDL for Xilinx-based FPGAs☆41Updated 2 months ago
- NESTang SDRAM controller and usage example for Tang Nano 20K☆43Updated 10 months ago
- ZX Spectrum 128K for MIST Board☆34Updated 5 years ago
- TMS9918A emulator library (C99)☆67Updated 2 weeks ago
- A set of scripts used to assist reverse engineering of old-school Programmable Array Logic devices.☆73Updated 5 years ago
- Acorn BBC Micro on an Altera DE1 FPGA board☆25Updated 9 years ago
- A Verilog HDL model of the MOS 6502 CPU☆23Updated 4 years ago
- Code to support porting MiST cores to other boards.☆46Updated 4 months ago
- Sinclair ZX Spectrum 48k and 128k on an Altera DE1 FPGA board☆43Updated 9 years ago
- SEGA Genesis/Megadrive core, running on a Altera/Terasic DE1 board.☆62Updated 5 years ago
- PCXT by spark2k06 deMiSTified☆20Updated last year
- This repository contains my efforts to create an "idiot proof bare metal m68k cross compiler toolchain of sorts."☆47Updated last month
- Design Flow for Atmel/Microchip ATF15xx CPLDs using Yosys and the Atmel Fitter☆29Updated 6 months ago
- Dave's version of the Acorn Atom FPGA, based on AlanD's original from stardot.org.uk☆35Updated last month