markic / linker-and-loader
Linker and loader for elf relocatable files. Developed in C for ARM architecture.
☆29Updated 7 months ago
Related projects ⓘ
Alternatives and complementary repositories for linker-and-loader
- 用驱动的方式窥视linux内核的实现☆17Updated 6 years ago
- Data Flow Analysis and Static Single Assignment☆27Updated 6 years ago
- PCI device for qemu with mmio, pio, dma☆73Updated 7 years ago
- Sample code for ARM hardware virtualization☆10Updated 9 years ago
- kvm hypervisor☆16Updated last year
- ☆30Updated 8 years ago
- Hypervisor implementation for x86_64 ISA MIT JOS☆33Updated 10 years ago
- Develop toolchain based on llvm to for Cpu0 processor☆46Updated 10 months ago
- Implementation of PCI drivers, kprobe, sysfs, devfs, sensor driver, miscdevices, synchronization☆54Updated 7 years ago
- A collection of code based on LLVM/Clang compilation libraries and tools☆39Updated 4 years ago
- LLVM Linker for Mobile Computing☆73Updated 8 years ago
- tiny embedded MIPS virtualization platform - a very small and lean hypervisor using MIPS R5 hardware VZ option for embedded systems (IoT …☆19Updated last year
- ☆17Updated 5 years ago
- A tool to sample a QEMU-KVM's memory access pattern at page level based on Intel VT-x☆19Updated 5 years ago
- University of Queensland Binary Translation framework☆24Updated 5 years ago
- Calcium OS project for x86_64☆37Updated 7 years ago
- ☆27Updated 8 years ago
- QEMU based emulation library for micro-architectural simulation (ARM64 and x86)☆39Updated 5 years ago
- UEFI app to load ELF and Raw binary☆29Updated 9 years ago
- Tiny Code Generator Library☆46Updated 3 years ago
- My Slide☆36Updated 6 years ago
- ASOR - 基于x86架构的虚拟机实现☆28Updated last year
- An implementation of the GDB Remote Serial Protocol to help you adding debug mode on emulator☆48Updated 3 months ago
- JIT compiler from scratch, derived from Nick Desaulniers' great work☆42Updated 3 years ago
- HQEMU v2.5.1 is a retargetable and multi-threaded dynamic binary translator on multicores☆19Updated 6 years ago
- Header-only C library for reading/writing 64-bit Arm registers, automatically generated by parsing the AArch64 System Register XML.☆29Updated 3 years ago
- memTrace, a framework for lightweight memory tracing☆55Updated 4 years ago
- JIT-accelerated RISC-V instruction set simulator☆31Updated 11 months ago