dramforever / os-lectures-buildView external linksLinks
Automated builds of https://github.com/LearningOS/os-lectures
☆75Jun 22, 2023Updated 2 years ago
Alternatives and similar repositories for os-lectures-build
Users that are interested in os-lectures-build are comparing it to the libraries listed below
Sorting:
- https://learningos.cn/os-lectures/ 2026年春季OS课程Slides\实验指导\思维导图\挑战项目等☆779Feb 3, 2026Updated last week
- Rebuilding ...☆11Apr 20, 2021Updated 4 years ago
- C version of lab guide book for 2021Spring THU OS course.☆19Aug 26, 2021Updated 4 years ago
- Convert shared libraries into relocatable objects☆10Dec 23, 2023Updated 2 years ago
- Compiling finite generators to digital logic. WIP☆13Aug 24, 2020Updated 5 years ago
- advanced os course info & some os papers☆352Aug 7, 2025Updated 6 months ago
- A 3d printed case design for Lichee Pi 4A☆11May 13, 2023Updated 2 years ago
- A dual core RISC-V processor (using PULP platform SoC) implemented on a Digilent Arty S7-50 FPGA board.☆14Aug 7, 2022Updated 3 years ago
- A desktop application that provides visualization of basic algorithms and data structures. Implemented with JavaFX.☆13Sep 23, 2022Updated 3 years ago
- 5级流水线MIPS-lite微系统(北京工业大学计组课设)☆10Oct 1, 2021Updated 4 years ago
- https://learningos.github.io/ucore_os_webdocs/☆13Mar 3, 2020Updated 5 years ago
- Synthesisable SIMT-style RISC-V GPGPU☆48Jul 7, 2025Updated 7 months ago
- OS Lectures 2022 Spring in Dept. CS, Tsinghua Univ.☆2,860Mar 27, 2022Updated 3 years ago
- uCore MIPS32 porting☆18Dec 16, 2019Updated 6 years ago
- 基于Rust语言的OS Kernel -- zCore☆19Feb 24, 2022Updated 3 years ago
- OS kernel labs based on Rust/C Lang & RISC-V 64/X86-32☆4,034Jan 27, 2023Updated 3 years ago
- compiler course info☆251Oct 10, 2023Updated 2 years ago
- The system call intercepting library☆23Sep 18, 2022Updated 3 years ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Oct 21, 2021Updated 4 years ago
- 计算机组成原理课程32位监控程序☆50Jun 2, 2020Updated 5 years ago
- Backend & Frontend for JieLabs☆22Mar 3, 2023Updated 2 years ago
- An SoC with multiple RISC-V IMA processors.☆19Aug 1, 2018Updated 7 years ago
- CSE课程学习方法搜集☆24Jul 3, 2020Updated 5 years ago
- A 5-level pipelined MIPS CPU with branch prediction and great cache.☆19May 9, 2021Updated 4 years ago
- ☆64Sep 23, 2022Updated 3 years ago
- nscscc2018☆27Oct 11, 2018Updated 7 years ago
- Code experiments to exercise ideas while reading "Engineering a Compiler".☆27Mar 15, 2019Updated 6 years ago
- Some toy labs for compiler course☆59Oct 5, 2022Updated 3 years ago
- ucore os lab guide☆747Sep 13, 2020Updated 5 years ago
- A Symmetric Multiprocessing OS Kernel over RISC-V☆32Jun 3, 2022Updated 3 years ago
- Verilog Code for a JPEG Decoder☆34Mar 7, 2018Updated 7 years ago
- ☆12Aug 12, 2022Updated 3 years ago
- SpV8 is a SpMV kernel written in AVX-512. Artifact for our SpV8 paper @ DAC '21.☆29Mar 16, 2021Updated 4 years ago
- Lab for Network Principles since 2019-2020 fall☆175Sep 22, 2025Updated 4 months ago
- The new Decaf compiler, rewritten in "modern" Java☆66Jul 21, 2020Updated 5 years ago
- Documentation for Router Lab☆70Nov 19, 2025Updated 2 months ago
- DUTH RISC-V Superscalar Microprocessor☆33Oct 23, 2024Updated last year
- ☆12Dec 4, 2025Updated 2 months ago
- CQU Dual Issue Machine☆38Jun 23, 2024Updated last year