atgreen / moxiedev
Tools, runtime code, and HDL source for the moxie processor core.
☆39Updated 12 years ago
Alternatives and similar repositories for moxiedev:
Users that are interested in moxiedev are comparing it to the libraries listed below
- Moxie-compatible core repository☆46Updated last year
- How To Retarget the GNU Toolchain in 21 Patches☆83Updated 10 years ago
- A Versa Board implementation using the AutoFPGA/ZipCPU infrastructure☆13Updated 5 years ago
- The BERI and CHERI processor and hardware platform☆50Updated 8 years ago
- Automatically exported from code.google.com/p/axfs☆25Updated 5 years ago
- Betrusted embedded controller (UP5K)☆45Updated last year
- MicroPython - legacy branch contain old experiments, and experimental for new work☆33Updated 3 years ago
- Untethered (stand-alone) FPGA implementation of the lowRISC SoC☆54Updated 5 years ago
- ``Hello World'' for a Little-Endian OpenPower world (freestanding)☆18Updated 8 years ago
- Homemade UNIX-like operating system☆13Updated last year
- An experimental System-on-Chip with a custom compiler toolchain.☆60Updated 5 years ago
- TCP/IPv6-enabled Pine64+ bootloader☆13Updated 8 years ago
- CMod-S6 SoC☆40Updated 7 years ago
- a simple C-to-Verilog compiler☆48Updated 7 years ago
- Open Processor Architecture☆26Updated 8 years ago
- Efficient implementations of the transcendental functions☆27Updated 8 years ago
- C++ REPL for bare-metal embedded devices☆25Updated 2 years ago
- RISC-V RV64IS-compatible processor for the Kestrel-3☆21Updated 2 years ago
- MRSIC32 ISA documentation and development☆90Updated last year
- Linux kernel build scripts and patches for Fedora/RISC-V☆16Updated 6 years ago
- RISC-V Configuration Structure☆37Updated 5 months ago
- Patched sources/configs for RISC-V Linux with musl-based toolchain targeting 8 MB RAM☆24Updated 2 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 3 months ago
- NOVA userland☆48Updated 11 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- J-core SOC for ice40 FPGA☆19Updated 5 years ago
- MDX — A BSD-style RTOS☆26Updated last month
- LatticeMico32 soft processor☆105Updated 10 years ago
- A bare bones, basic, ZipCPU system designed for both testing and quick integration into new systems☆43Updated 2 years ago