Alternatives and similar repositories for logisim-diku

Users that are interested in logisim-diku are comparing it to the libraries listed below

• marmolejo / zet
  Open source implementation of a x86 processor
  ☆332Updated 7 years ago
• zhemao / ez8
  The Easy 8-bit Processor
  ☆187Updated 11 years ago
• jamieiles / oldland-cpu
  Oldland CPU - a 32-bit RISC FPGA CPU including RTL + tools
  ☆126Updated 9 years ago
• Wolfgang-Spraul / fpgatools
  public domain tools for FPGAs
  ☆332Updated 9 years ago
• ejrh / cpu
  A very primitive but hopefully self-educational CPU in Verilog
  ☆152Updated 11 years ago
• hamsternz / IntroToSpartanFPGABook
  A book on using the Spartan 3E FPGA with VHDL, using the Papilio One or Digilent Basys2 boards
  ☆272Updated 11 years ago
• Domipheus / TPU
  TPU, The Test Processing Unit. Or Terrible Processing Unit. A simple 16-bit CPU in VHDL for education as to the dataflow within a CPU. De…
  ☆150Updated 9 years ago
• openrisc / orpsoc-cores
  Core description files for FuseSoC
  ☆124Updated 5 years ago
• forflo / yodl
  A VHDL frontend for Yosys
  ☆104Updated 8 years ago
• f32c / f32c
  A 32-bit MIPS / RISC-V core & SoC, 1.55 DMIPS/MHz, 2.96 CM/Mhz
  ☆416Updated 3 weeks ago
• steveicarus / ivtest
  Regression test suite for Icarus Verilog. (OBSOLETE)
  ☆115Updated 2 years ago
• rochus-keller / VerilogCreator
  VerilogCreator is a QtCreator based IDE for Verilog 2005
  ☆171Updated 3 years ago
• jamieiles / 80x86
  80186 compatible SystemVerilog CPU core and FPGA reference design
  ☆408Updated last year
• riscvarchive / riscv-qemu
  QEMU with RISC-V (RV64G, RV32G) Emulation Support
  ☆388Updated 6 years ago
• payne92 / bare-metal-arm
  A "bare metal" ARM runtime example built with the GCC toolchain
  ☆125Updated 10 years ago
• openrisc / or1200
  OpenRISC 1200 implementation
  ☆178Updated 10 years ago
• m-labs / lm32
  LatticeMico32 soft processor
  ☆107Updated 11 years ago
• riscvarchive / riscv-fesvr
  RISC-V Frontend Server
  ☆64Updated 6 years ago
• FPGAwars / FPGA-peripherals
  Collection of open-source peripherals in Verilog
  ☆184Updated 3 years ago
• ashleynewson / SmartSim
  Design and simulate digital logic circuits of varying complexity.
  ☆189Updated 2 years ago
• Arlet / verilog-6502
  A Verilog HDL model of the MOS 6502 CPU
  ☆365Updated 2 years ago
• riscvarchive / riscv-binutils-gdb
  RISC-V backports for binutils-gdb. Development is done upstream at the FSF.
  ☆151Updated 3 years ago
• cpldcpu / MCPU
  MCPU - A Minimal 8Bit CPU in a 32 Macrocell CPLD
  ☆233Updated 11 months ago
• onchipuis / mriscv
  A 32-bit Microcontroller featuring a RISC-V core
  ☆160Updated 7 years ago
• XekriRedmane / plugh-1
  A CPU on an FPGA that you can play Zork on
  ☆51Updated 9 years ago
• kevinawalsh / logisim-evolution
  Digital logic designer and simulator
  ☆129Updated 2 weeks ago
• freecores / arm4u
  ARM4U
  ☆34Updated 11 years ago
• dumitru-stama / M0S
  1KB Cortex M0 Real Time Operating System
  ☆152Updated 9 years ago
• khaledhassan / vhdl-examples
  VHDL example code
  ☆14Updated 13 years ago
• darconeous / sdcc
  This is a *REALLY OLD* clone of the Small Device C Compiler. Really, why is anyone staring this repository? No one is keeping this up to …
  ☆70Updated 14 years ago