ustc-cs / COD-Resources-2017Links
中科大 2017 级数字电路实验/组成原理实验的同学经验和资料分享
☆12Updated 6 years ago
Alternatives and similar repositories for COD-Resources-2017
Users that are interested in COD-Resources-2017 are comparing it to the libraries listed below
Sorting:
- 2021年华为毕昇杯中国科学技术大学Maho_Shojo队二等奖作品☆27Updated 3 years ago
- 2022 年春季学期清华大学《软件分析与验证》课程实验平台 (Lab for Software Analysis and Verification, 2022 Spring, Tsinghua University)☆211Updated 8 months ago
- 全国大学生计算机系统能力大赛编译系统设计赛项目☆245Updated 4 years ago
- An optimizing compiler targeting armv7 and risc-v32☆63Updated 10 months ago
- Recommended coding standard of Verilog and SystemVerilog.☆36Updated 4 years ago
- 周杨叶的blog☆18Updated 2 months ago
- A toy compiler written in C++17 that translates SysY (a C-like toy language) into ARM-v7a assembly.☆146Updated 4 years ago
- 《计算机设计与实践》测试框架☆17Updated 3 years ago
- A simple full system emulator. Currently support RV64IMACSU and MIPS32 and LoongArch32. Capable of booting Linux. Suitable for education …☆119Updated last year
- 计算机组成原理课程 RISC-V 监控程序,支持 32 位和 64 位☆125Updated 2 months ago
- 国科大编译作业二:LLVM Pass处理函数调用☆18Updated 4 years ago
- The Gee (寂) Operating System, written in YuLang.☆34Updated 4 years ago
- The MOSAIC Operating Systems Model and Checker☆203Updated 2 years ago
- 2021年OS比赛获奖赛题(文档/代码开源),可用于2022年参赛同学的学习和提高☆48Updated 3 years ago
- 龙芯杯21个人赛作品☆36Updated 4 years ago
- 国科大编译作业:基于Clang的C语言解释执行器☆43Updated 3 years ago
- A compiler that translates SysY (a subset of C language) into ARMv7a, implemented in Java15.☆64Updated 4 years ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆82Updated last year
- Code for "Computer Architecture" in 2020 Spring.☆28Updated 5 years ago
- compiler course info☆251Updated 2 years ago
- 《自己动手写CPU》一书附带的文件☆87Updated 7 years ago
- BUAASE2019级的编译实验的实验指导与实验安排☆119Updated 3 years ago
- An unofficial reference implementation of the C Minus Minus Compiler☆68Updated 10 months ago
- A compiler for a C-like toy language (named "SysY") into ARMv7a assembly, written in C++17☆50Updated 5 years ago
- A compiler of C subset by USTB OWL Wheel Lab.☆13Updated 2 years ago
- SUSTech CS202 (Computer Organization) Project, with CPU hardware implemented in Chisel(Scala) and software cross-compiled from Rust.☆34Updated 2 years ago
- 基于龙芯FPGA开发板的计算机综合系统实验☆26Updated 6 years ago
- Optimizing compiler for SysY (C subset)☆44Updated last year
- 为了更好地帮助后来的同学参加龙芯杯,草拟了这份建议,望对后来人有所帮助☆133Updated 5 years ago
- A simple SAT solver that implements the DPLL algorithm with unit resolution☆46Updated 6 years ago