S4Plus / QuantumCourseLinks
☆23Updated 2 years ago
Alternatives and similar repositories for QuantumCourse
Users that are interested in QuantumCourse are comparing it to the libraries listed below
Sorting:
- An Automatic Theorem Prover for Hilbert System, generating nearly-minimal proofs.☆12Updated 10 months ago
- Online judge server for Verilog | verilogoj.ustc.edu.cn☆82Updated last year
- Plagiarism detection tool in Rust (inspired by Stanford Moss)☆53Updated 2 months ago
- PKU LaTeX☆64Updated 3 weeks ago
- Project template for Artix-7 based Thinpad board☆52Updated 2 months ago
- Counter Strike: Global Offensive FPGA Version (LOL)☆15Updated 8 years ago
- 使用 Jekyll 和 GitHub Actions 快速在 home.ustc.edu.cn 上部署一个漂亮的个人主页☆15Updated 3 years ago
- A navigation page for USTC☆29Updated 2 months ago
- 2023/12/22 电三 420 每周会议技术分享:「容器」的 slides 和附件☆10Updated last year
- 清华大学每日健康 打卡脚本 systemd 版☆44Updated 2 years ago
- A hybrid partitioner based quantum circuit simulation system on GPU☆49Updated 3 years ago
- 支持 USTC 统一身份认证系统鉴权的反向代理,让你的网站只有科大人可以访问☆26Updated 4 years ago
- 计算机组成原理课程 RISC-V 监控程序,支持 32 位和 64 位☆125Updated 2 months ago
- 我,秦始皇,打钱!可以开发票。☆56Updated last year
- THU Bell on macOS☆28Updated 5 years ago
- Facts of DCST of Tsinghua University☆59Updated 6 months ago
- A summary of my projects☆49Updated 2 weeks ago
- Microarchitecture diagrams of several CPUs☆43Updated last month
- Tsinghua Advanced Networking Labs on FPGA☆38Updated last year
- C++-Animation-(Standard-Template-Library)-Engine,or CASTLE for short,is a C++ plotting and animation engine created by BiliBili uploader …☆11Updated 4 years ago
- Documentation for TCP Lab☆12Updated 6 months ago
- 写的快糙猛的课程作业(躺☆11Updated 5 years ago
- HPC Game Platform☆11Updated 2 years ago
- The MiniDecaf compilers.☆67Updated 4 years ago
- 新燕园人的私人班车助手(非官方)。☆67Updated 4 months ago
- Documentation for HPC course☆158Updated 5 months ago
- 日常事务 LaTeX 懒人包☆35Updated 3 years ago
- Book reading☆15Updated 5 years ago
- A latex template for writing statement-of-purpose for many schools at the same time☆46Updated last year
- A SystemVerilog implementation of MIPS32 CPU and RIP router☆22Updated 5 years ago