Alternatives and similar repositories for FFT-MPI-OpenMP-CUDA

Users that are interested in FFT-MPI-OpenMP-CUDA are comparing it to the libraries listed below

• Xilinx / brevitas-radioml-challenge-21
  ☆16Updated 3 years ago
• os-hxfan / BayesNN_FPGA
  FPGA-based hardware acceleration for dropout-based Bayesian Neural Networks.
  ☆26Updated 2 years ago
• nikulshr / resnet_fpga
  UCSD CSE 237D Spring '20 Course Project
  ☆18Updated 2 years ago
• UCSD-SEELab / iot-hd-reading-group
  Collections of paper reviews in SEELab, related to IoT/HD/ML etc.
  ☆32Updated 4 months ago
• lirui-shanghaitech / A-convolution-kernel-implemented-by-Vivado-HLS
  This project implements a convolution kernel based on vivado HLS on zcu104
  ☆37Updated 5 years ago
• usc-isi / PipeEdge
  PipeEdge: Pipeline Parallelism for Large-Scale Model Inference on Heterogeneous Edge Devices
  ☆35Updated last year
• xliu0709 / WinoCNN
  An HLS based winograd systolic CNN accelerator
  ☆54Updated 4 years ago
• MXHX7199 / ICCV_2021_AFP
  AFP is a hardware-friendly quantization framework for DNNs, which is contributed by Fangxin Liu and Wenbo Zhao.
  ☆13Updated 3 years ago
• ehw-fit / tf-approximate
  Approximate layers - TensorFlow extension
  ☆26Updated 5 months ago
• arun1993 / FPGA-Wireless-communication-blocks
  Implementation of Wireless communication blocks such as FFT, OFDM receiver, Polar code decoder in a FPGA using Vivado HLS
  ☆28Updated 4 years ago
• louisinhit / CNN-for-modulation-recognition-based-on-FPGA
  ☆19Updated 2 years ago
• LaErre9 / Zynq_Ultrascale_Vitis_AI_CNN_ZCU102
  Workflow for Executing CNN Networks on Zynq Ultrascale+ with VITIS AI. Detailed analysis, configuration, and execution of Convolutional N…
  ☆17Updated last year
• shaojiawei07 / Branchy-GNN
  ☆22Updated 2 years ago
• elliothe / N3H_Core
  [FPGA-2022] N3H-Core: Neuron-designed Neural Network Accelerator via FPGA-based Heterogeneous Computing Cores
  ☆12Updated 3 years ago
• e-dupuis / awesome-approximate-dnn
  Curated content for DNN approximation, acceleration ... with a focus on hardware accelerator and deployment
  ☆27Updated last year
• MartaAndronic / PolyLUT
  PolyLUT is the first quantized neural network training methodology that maps a neuron to a LUT while using multivariate polynomial functi…
  ☆52Updated last year
• yuhao127jl / ofdm_ieee80211a
  OFDM baseband processing systerm based on IEEE 802.11a
  ☆12Updated 5 years ago
• sharc-lab / DGNN-Booster
  ☆16Updated 2 years ago
• chuliang007 / resnet20_training
  ☆10Updated last year
• PSCLab-ASU / Systolic-CNN
  ☆17Updated 4 years ago
• jubayer0175 / IoT-device-authentication-scheme
  This repo contains the PUF and authentication codes for IoT authentication protocol development project
  ☆11Updated 5 years ago
• da-steve101 / radio_modulation
  Classify modulation of signals
  ☆15Updated 5 years ago
• jonathan93sh / CNNA
  A generic Convolutional Neural Network (CNN) Accelerator (CNNA) for FPGA
  ☆26Updated 3 years ago
• fffasttime / MRFI
  ☆12Updated 5 months ago
• nqHITSZ / Systolic-Array
  course design
  ☆22Updated 7 years ago
• Shahriar-0 / Digital-Logic-Design-Lab-Experiments-S2023
  Verilog implementation of different concepts in Digital Logic Design such as OTHFSM, AFG and Accelerators
  ☆11Updated last year
• weierwan / Neurram_48core
  Verilog and Python drivers and APIs for Neurram 48-core chip
  ☆41Updated 3 years ago
• malrabeiah / learningCB
  Learning Environment-aware and hardware-compatible beam-forming codebooks
  ☆14Updated 5 years ago
• heymesut / SJTU_microe
  A FPGA-based neural network inference accelerator, which won the third place in DAC-SDC
  ☆28Updated 3 years ago
• joycenerd / DNN-accelerator-on-zynq
  Digital Design Lab Spring 2019 Final Project
  ☆12Updated 6 years ago