All on-board firmware developed by the UW Orbital firmware team
☆26Nov 1, 2026Updated this week
Alternatives and similar repositories for obc-firmware
Users that are interested in obc-firmware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆15Nov 13, 2024Updated last year
- Towards an Automated Triple Modular Redundancy (TMR) EDA flow for Yosys.☆12Aug 17, 2026Updated 2 months ago
- ECE 155 : Engineering Design with Embedded Systems☆15Nov 14, 2015Updated 10 years ago
- Vectorization of Verilog Designs☆14Jun 18, 2026Updated 4 months ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆20Jan 27, 2023Updated 3 years ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- A functional demo app for the Invisible Screen. Use this as a reference to build your own apps.☆23Oct 17, 2024Updated 2 years ago
- FPGA raycaster engine written in verilog☆16Apr 19, 2019Updated 7 years ago
- Top-level repository for the ACT EDA flow☆44Updated this week
- This repository is compilation of basics of System Verilog Assertions in context of formal verification☆26Mar 7, 2019Updated 7 years ago
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 8 months ago
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆26Jul 9, 2025Updated last year
- Example code in vhdl to help starting new projects using FPGA devices.☆35Mar 13, 2023Updated 3 years ago
- Source-available SystemVerilog RTL for a custom FPGA Ethernet datapath with ARP, IPv4, UDP, and specialized TCP transport control.☆42Jul 30, 2026Updated 3 months ago
- SystemVerilog DPI "TCP/IP Shunt" (System Verilog/SystemC/Python TCP/IP socket library)☆57Aug 1, 2026Updated 3 months ago
- GPUs on demand by Runpod - Special Offer Available • AdRun AI, ML, and HPC workloads on powerful cloud GPUs—without limits or wasted spend. Deploy GPUs in under a minute and pay by the second.
- Verilog HDL implementation of SDRAM controller and SDRAM model☆51Jun 19, 2024Updated 2 years ago
- ACT hardware description language and core tools.☆131Updated this week
- Consolidated repository of BastilleBSD automation templates☆49Apr 26, 2026Updated 6 months ago
- A collection of commonly asked RTL design interview questions☆62May 2, 2017Updated 9 years ago
- Z80 CP/M80 emulation of an RC2014 using the RP2040 (PI PICO) processor☆52Jun 17, 2026Updated 4 months ago
- FPGA tool performance profiling☆108Feb 24, 2024Updated 2 years ago
- HDMI Out VHDL code for 7-series Xilinx FPGAs☆64Sep 3, 2022Updated 4 years ago
- A command-line tool for displaying vcd waveforms.☆73Feb 19, 2024Updated 2 years ago
- Isle FPGA Computer☆98Oct 26, 2026Updated last week
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Generic Register Interface (contains various adapters)☆141Aug 6, 2026Updated 2 months ago
- ☆132Updated this week
- A GPU with transformation & lighting, rasterization, texture mapping, flat shading, double buffer, z-buffer☆120Aug 10, 2026Updated 2 months ago
- Verilog digital signal processing components☆197Oct 30, 2022Updated 4 years ago
- RISC-V Processor Trace Specification☆225Oct 23, 2026Updated last week
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆203Jul 28, 2021Updated 5 years ago
- Cyclone V bitstream reverse-engineering project☆138Oct 19, 2023Updated 3 years ago
- Waveform Viewer Extension for VScode☆363Updated this week
- OpenSTA engine☆638Updated this week
- Virtual machines for every use case on DigitalOcean • AdGet dependable uptime with 99.99% SLA, simple security tools, and predictable monthly pricing with DigitalOcean's virtual machines, called Droplets.
- IIC-OSIC-TOOLS is an all-in-one Docker image for SKY130/GF180/IHP130-based analog and digital chip design. AMD64 and ARM64 are natively s…☆1,164Updated this week
- A modular, parametrizable, and highly flexible Data Movement Accelerator (DMA)☆254Oct 26, 2026Updated last week
- RISC-V Torture Test☆226Jul 11, 2024Updated 2 years ago
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆288Nov 6, 2024Updated last year
- An FPGA-based DDR1 controller. 基于FPGA的DDR1控制器，为低端FPGA嵌入式系统提供廉价、大容量的存储。☆223Sep 15, 2023Updated 3 years ago
- Random instruction generator for RISC-V processor verification☆1,375Updated this week
- SystemVerilog design elaborator into word-level netlist form☆253Updated this week