All on-board firmware developed by the UW Orbital software team
☆24Jun 22, 2026Updated last week
Alternatives and similar repositories for obc-firmware
Users that are interested in obc-firmware are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- ECE 350: Real-Time Operating Systems☆31May 30, 2026Updated last month
- Submission template for Tiny Tapeout 9 - Verilog HDL Projects☆15Nov 13, 2024Updated last year
- This repository explores writing cocotb-style tests in modern C++, using coroutines and strong typing, with the goal of maintaining a Pyt…☆29Feb 16, 2026Updated 4 months ago
- ECE 155 : Engineering Design with Embedded Systems☆14Nov 14, 2015Updated 10 years ago
- Verilog Design, Simulation & Synthesis of Digital ASIC Projects☆18Jan 27, 2023Updated 3 years ago
- Deploy to Railway using AI coding agents - Free Credits Offer • AdUse Claude Code, Codex, OpenCode, and more. Autonomous software development now has the infrastructure to match with Railway.
- # 3.Interview_Questions In my experience, the questions i faced in the interviews and the people surrounded me must have faced a couple o…☆26Jul 9, 2025Updated 11 months ago
- Yet another RISC-V Simulator on the web, running on Webassembly! https://riscv.vercel.app/☆43May 2, 2024Updated 2 years ago
- A graph linear algebra overlay☆52Apr 26, 2023Updated 3 years ago
- A collection of commonly asked RTL design interview questions☆51May 2, 2017Updated 9 years ago
- FPGA tool performance profiling☆107Feb 24, 2024Updated 2 years ago
- A command-line tool for displaying vcd waveforms.☆70Feb 19, 2024Updated 2 years ago
- High-Performance Sparse Linear Algebra on HBM-Equipped FPGAs Using HLS☆101Sep 27, 2024Updated last year
- ☆115Updated this week
- Pequeno (PQR5) is a 5-stage pipelined in-order RISC-V CPU Core compliant with RV32I ISA.☆149Oct 2, 2025Updated 8 months ago
- Managed Database hosting by DigitalOcean • AdPostgreSQL, MySQL, MongoDB, Kafka, Valkey, and OpenSearch available. Automatically scale up storage and focus on building your apps.
- Generic Register Interface (contains various adapters)☆140May 15, 2026Updated last month
- A set of packages which contain common interface files (.msg and .srv).☆371Jun 8, 2026Updated 3 weeks ago
- This repository contains source code for past labs and projects involving FPGA and Verilog based designs☆122Oct 2, 2019Updated 6 years ago
- SystemVerilog frontend for Yosys☆231Jun 24, 2026Updated last week
- Verilog digital signal processing components☆184Oct 30, 2022Updated 3 years ago
- Basic RISC-V Test SoC☆199Apr 7, 2019Updated 7 years ago
- OpenSTA engine☆589Updated this week
- My completed projects from "FPGA Prototyping by Verilog Examples" book by Pong P. Chu☆186Jul 28, 2021Updated 4 years ago
- A collection of reusable, high-quality, peer-reviewed VHDL building blocks.☆212Jun 22, 2026Updated last week
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- RISC-V Processor Trace Specification☆217Jun 15, 2026Updated 2 weeks ago
- RISC-V Torture Test☆217Jul 11, 2024Updated last year
- 4 stage, in-order, compute RISC-V core based on the CV32E40P☆274Nov 6, 2024Updated last year
- A PULP SoC for education, easy to understand and extend with a full flow for a physical design.☆244May 12, 2026Updated last month
- STM32Cube MCU Full Package for the STM32H7 series - (HAL + LL Drivers, CMSIS Core, CMSIS Device, MW libraries plus a set of Projects runn…☆747Updated this week
- A simple, basic, formally verified UART controller☆342Jan 29, 2024Updated 2 years ago
- ECE 252: Systems Programming and Concurrency☆244Jun 20, 2023Updated 3 years ago
- IEEE Solid-State Circuits Society (SSCS) Open-Source Ecosystem (OSE)☆225Jun 19, 2026Updated last week
- Awesome ASIC design verification☆363Feb 9, 2022Updated 4 years ago
- Wordpress hosting with auto-scaling - Free Trial Offer • AdFully Managed hosting for WordPress and WooCommerce businesses that need reliable, auto-scalable performance. Cloudways SafeUpdates now available.
- CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, suppo…☆556Updated this week
- Multi-platform nightly builds of open source digital design and verification tools☆1,554Updated this week
- Communication framework for RTL simulation and emulation.☆316Jun 22, 2026Updated last week
- A dual clock asynchronous FIFO written in verilog, tested with Icarus Verilog☆462Feb 13, 2026Updated 4 months ago
- The journey of designing an ASIC (application specific integrated circuit) is long and involves a number of major steps – moving from a c…☆530Jul 18, 2025Updated 11 months ago
- OpenLane is an automated RTL to GDSII flow based on several components including OpenROAD, Yosys, Magic, Netgen and custom methodology sc…☆1,839Mar 25, 2026Updated 3 months ago
- A List of Free and Open Source Hardware Verification Tools and Frameworks☆610Jan 3, 2026Updated 5 months ago