Alternatives and similar repositories for s_xbyak

Users that are interested in s_xbyak are comparing it to the libraries listed below

• RIKEN-RCCS / riken_simulator
  This is the git repository for RIKEN simulator designed to simulate the binary code for Fujitsu A64FX.
  ☆36Updated 5 years ago
• ocxtal / opa64
  Armv8 A64 Assembly & Intrinsics Guide Server
  ☆25Updated 2 years ago
• t-hishinuma / DD-AVX_v3
  Library of High Precision Sparse Matrix Operations Accelerated by SIMD
  ☆43Updated 4 years ago
• onikiri / onikiri2
  ☆39Updated 10 months ago
• kaityo256 / xbyak_aarch64_handson
  Tutorials for ARM SVE on Docker
  ☆43Updated 2 years ago
• NextMicon / NextMiconIDE
  🛠️ Graphical IDE for NextMicon
  ☆28Updated last year
• shinh / sold
  ☆14Updated 3 years ago
• fujitsu / dnnl_aarch64
  ☆53Updated 4 years ago
• herumi / blog
  ☆38Updated last week
• maekawatoshiki / long
  C++ Compiler
  ☆21Updated 3 years ago
• alphaKAI / cr0cd
  CR0.CD manipulate Linux Kernel Module as a proc filesystem
  ☆19Updated 5 years ago
• Alignof / hikami
  A lightweight Type-1 hypervisor for RISC-V H-extension, featuring RISC-V extension emulation.
  ☆51Updated this week
• i4kimura / chisel-minicpu
  ☆14Updated 5 years ago
• tanakamura / instruction-bench
  instruction-bench
  ☆35Updated 2 years ago
• msyksphinz-self / dydra
  ☆30Updated 2 years ago
• loliGothicK / mitama-cpp-result
  A Library that provides `result<T, E>` and `maybe<T>` and monadic functions for them.
  ☆52Updated last month
• shioyadan / advanced-computer-organization
  ☆161Updated 10 months ago
• herumi / simdgen
  A library to generate a SIMD code for AVX-512/SVE from a given function string.
  ☆21Updated 3 years ago
• vaj / riscv-os
  A tiny educational OS for RISC-V
  ☆25Updated 9 months ago
• YSRKEN / SMIPS
  The Smallest MIP Solver by C++
  ☆9Updated 8 years ago
• nekomaru0510 / Violet
  ☆14Updated 2 weeks ago
• sozysozbot / 2kmcc
  ☆28Updated 2 years ago
• arata-nvm / tablegen-lsp
  A language server for TableGen and a VSCode extension
  ☆13Updated this week
• Hara-Laboratory / subrisc
  SubRISC: Simple Instruction-Set Computer for IoT edge devices
  ☆16Updated 7 years ago
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 4 years ago
• takenobu-hs / cpu-assembly-examples
  CPU assembly examples
  ☆82Updated last year
• fujitsu / xbyak_translator_aarch64
  ☆45Updated last year
• Alignof / raki
  RISC-V instruction decoder written in Rust.
  ☆15Updated last week
• msyksphinz-self / swimmer_riscv
  Instruction set simulator for RISC-V
  ☆53Updated 4 years ago
• VLSI-JP / VLSI-JP.github.io
  ☆24Updated 3 weeks ago