herumi / s_xbyak
ASM generation tool for GAS/NASM/MASM with Xbyak-like syntax in Python
☆12Updated last month
Alternatives and similar repositories for s_xbyak:
Users that are interested in s_xbyak are comparing it to the libraries listed below
- This is the git repository for RIKEN simulator designed to simulate the binary code for Fujitsu A64FX.☆35Updated 4 years ago
- Armv8 A64 Assembly & Intrinsics Guide Server☆25Updated last year
- Library of High Precision Sparse Matrix Operations Accelerated by SIMD☆42Updated 3 years ago
- ☆51Updated 4 years ago
- A library to generate a SIMD code for AVX-512/SVE from a given function string.☆21Updated 3 years ago
- ☆44Updated last year
- SubRISC: Simple Instruction-Set Computer for IoT edge devices☆16Updated 6 years ago
- CR0.CD manipulate Linux Kernel Module as a proc filesystem☆19Updated 5 years ago
- ☆14Updated last year
- 🛠️ Graphical IDE for NextMicon☆28Updated last year
- ☆39Updated 5 months ago
- Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)☆35Updated 3 years ago
- ☆28Updated last year
- A tiny educational OS for RISC-V☆19Updated 4 months ago
- ☆38Updated 3 months ago
- instruction-bench☆36Updated 2 years ago
- GPGPU version of 数え上げお姉 さん(https://github.com/primenumber/kazoeage-oneesan)☆11Updated 3 years ago
- RISC-V instruction decoder written in Rust.☆13Updated 2 weeks ago
- C++ Compiler☆21Updated 3 years ago
- C++ Monadologie☆26Updated 3 years ago
- A lightweight Type-1 hypervisor for RISC-V H-extension, featuring RISC-V extension emulation.☆50Updated last week
- Tutorials for ARM SVE on Docker☆42Updated 2 years ago
- ros3fs is a Linux FUSE adapter for AWS S3 and S3 compatible object storages.☆14Updated last year
- A SYCL Implementation for CPU and SX-Aurora TSUBASA☆50Updated last year
- A simple CDCL(Conflict-Driven-Clause-Learning) SAT solver in Rust.☆37Updated 7 months ago
- A Library that provides `result<T, E>` and `maybe<T>` and monadic functions for them.☆50Updated last month
- ☆30Updated last year
- ☆14Updated 5 years ago
- ☆21Updated last week
- Write RISC-V CPU in Veryl☆23Updated last month