Alternatives and similar repositories for dnnl_aarch64

Users that are interested in dnnl_aarch64 are comparing it to the libraries listed below

• fujitsu / xbyak_translator_aarch64
  ☆44Updated last year
• tanakamura / instruction-bench
  instruction-bench
  ☆36Updated 2 years ago
• RIKEN-RCCS / riken_simulator
  This is the git repository for RIKEN simulator designed to simulate the binary code for Fujitsu A64FX.
  ☆36Updated 5 years ago
• ocxtal / opa64
  Armv8 A64 Assembly & Intrinsics Guide Server
  ☆25Updated last year
• alphaKAI / cr0cd
  CR0.CD manipulate Linux Kernel Module as a proc filesystem
  ☆19Updated 5 years ago
• herumi / blog
  ☆38Updated last month
• t-hishinuma / DD-AVX_v3
  Library of High Precision Sparse Matrix Operations Accelerated by SIMD
  ☆42Updated 3 years ago
• fujitsu / xbyak_aarch64
  ☆201Updated 2 months ago
• herumi / simdgen
  A library to generate a SIMD code for AVX-512/SVE from a given function string.
  ☆21Updated 3 years ago
• herumi / s_xbyak
  ASM generation tool for GAS/NASM/MASM with Xbyak-like syntax in Python
  ☆12Updated 3 months ago
• onikiri / onikiri2
  ☆39Updated 9 months ago
• kaityo256 / xbyak_aarch64_handson
  Tutorials for ARM SVE on Docker
  ☆43Updated 2 years ago
• lpha-z / ltmpc
  C++11TMP compile time C compiler
  ☆27Updated 7 years ago
• moizumi99 / m99_riscv_emulator
  Simple RISC-V emulator
  ☆16Updated 4 years ago
• massivethreads / massivethreads
  Light weight thread library
  ☆66Updated 7 months ago
• CPFL / guc
  GPU Microcontroller Compiler
  ☆23Updated 11 years ago
• hikalium / compilium
  C compiler + hikalium
  ☆34Updated 4 years ago
• ushitora-anqou / write-your-llvm-backend
  手を動かせばできるLLVMバックエンド チュートリアル（WIP）
  ☆43Updated 3 years ago
• kamiyaowl / rv32i-sim
  RISC-V Software Simulation
  ☆20Updated 6 years ago
• oss-tsukuba / gfarm
  distributed file system for large-scale cluster computing and wide-area data sharing. provides fine-grained replica location control.
  ☆35Updated this week
• nlsynth / iroha
  Intermediate Representation Of Hardware Abstraction (LLVM-ish for HLS)
  ☆35Updated 3 years ago
• sx-aurora-dev / llvm-project
  llvm-project cloned from https://github.com/llvm/llvm-project and modified for VE
  ☆19Updated last month
• fukushimalab / hpc_exercise
  ネットワーク系演習II：ハイパフォーマンスコンピューティング
  ☆63Updated 5 months ago
• nushio3 / formura
  Describe stencil formurae without even translating them
  ☆58Updated 8 years ago
• hikalium / nv
  nv is a programming language supports non-volatile variable and flexible grammar.
  ☆24Updated 3 years ago
• satoru-takeuchi / minimal-linux
  ☆19Updated 4 years ago
• PFLab-OS / Toshokan
  another abstraction layer for operating system developers
  ☆11Updated 5 years ago
• kadomoto / poyo-v
  Open source RISC-V IP core for FPGA/ASIC design
  ☆30Updated 10 months ago
• msyksphinz-self / swimmer_rust
  RISC-V Simulator written in Rust
  ☆20Updated 5 years ago
• Tohoku-University-Takizawa-Lab / neoSYCL
  A SYCL Implementation for CPU and SX-Aurora TSUBASA
  ☆53Updated 2 years ago