Alternatives and similar repositories for KGCOEReport_template

Users that are interested in KGCOEReport_template are comparing it to the libraries listed below

• gsarkis / tikz-mux
  A multiplexer for TikZ Circuits
  ☆14Updated 10 years ago
• mdrush / llvm-lc3
  LLVM Backend for the LC3
  ☆14Updated 9 years ago
• wifasoi / WaveDromTikZ
  An implementation of WaveDrom which outputs TikZ for use in LaTeX documents.
  ☆45Updated 4 years ago
• utzig / lm4tools
  Tools to enable multi-platform development on the TI Stellaris Launchpad boards
  ☆211Updated 7 years ago
• olofk / fusesoc
  Package manager and build abstraction tool for FPGA/ASIC development
  ☆1,385Updated 2 weeks ago
• VUnit / vunit
  VUnit is a unit testing framework for VHDL/SystemVerilog
  ☆813Updated this week
• sergeykhbr / riscv_vhdl
  Portable RISC-V System-on-Chip implementation: RTL, debugger and simulators
  ☆682Updated 6 months ago
• bad-alloc-heavy-industries / MXKeyboard
  ☆12Updated 3 years ago
• YosysHQ / fpga-toolchain
  Multi-platform nightly builds of open source FPGA tools
  ☆301Updated 4 years ago
• mmattioli / aes
  AES-128 hardware implementation
  ☆33Updated 5 years ago
• azonenberg / openfpga
  Open FPGA tools
  ☆260Updated 5 years ago
• fabriziotappero / Free-Range-VHDL-book
  Latex source files of the open-source book FREE RANGE VHDL
  ☆329Updated 11 months ago
• JulianKemmerer / PipelineC
  A C-like hardware description language (HDL) adding high level synthesis(HLS)-like automatic pipelining as a language construct/compiler …
  ☆697Updated this week
• skordal / potato
  A simple RISC-V processor for use in FPGA designs.
  ☆283Updated last year
• YosysHQ / prjtrellis
  Documenting the Lattice ECP5 bit-stream format.
  ☆442Updated 3 months ago
• nickg / nvc
  VHDL compiler and simulator
  ☆772Updated this week
• forflo / yodl
  A VHDL frontend for Yosys
  ☆104Updated 8 years ago
• google / pcbdl
  PCB Design Language: A programming way to design schematics.
  ☆186Updated 4 years ago
• VHDL-LS / rust_hdl
  A fast VHDL language server and analysis library written in Rust
  ☆458Updated last week
• tinyfpga / TinyFPGA-BX
  ☆289Updated 2 years ago
• icebreaker-fpga / icebreaker
  Small and low cost FPGA educational and development board
  ☆645Updated last year
• TerosTechnology / vscode-terosHDL
  VHDL and Verilog/SV IDE: state machine viewer, linter, documentation, snippets... and more!
  ☆691Updated last month
• nesl / ice40_examples
  Public examples of ICE40 HX8K examples using Icestorm
  ☆110Updated 2 years ago
• hamsternz / FPGA_DisplayPort
  An implementation of DisplayPort protocol for FPGAs
  ☆303Updated 9 years ago
• mithro / tmds_encoding
  TMDS encoding tools
  ☆17Updated 8 years ago
• chipsalliance / verible
  Verible is a suite of SystemVerilog developer tools, including a parser, style-linter, formatter and language server
  ☆1,762Updated last month
• tinyfpga / TinyFPGA-Bootloader
  An open source USB bootloader for FPGAs
  ☆393Updated 2 years ago
• matmutant / zsh-insulter
  Insults the user when typing wrong command
  ☆41Updated 8 years ago
• XekriRedmane / nmigen-tutorial
  A tutorial for using nmigen
  ☆313Updated 4 years ago
• orangecrab-fpga / orangecrab-hardware
  ECP5 breakout board in a feather physical format
  ☆522Updated last year