Alternatives and similar repositories for MIPS-OS

Users that are interested in MIPS-OS are comparing it to the libraries listed below

• Jeremy2001-chen / OS-RISCV
  A small RISC-V kernel coding by C, tested on sifive unmatched board.
  ☆16Updated 2 years ago
• RickyTino / MangoMIPS32
  A softcore microprocessor of MIPS32 architecture.
  ☆39Updated 11 months ago
• KurohaneNioko / MIPS-Architecture-CPU-design
  BUAA SCSE - Computer Organization - Pipeline CPU design
  ☆15Updated 6 years ago
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆115Updated 4 years ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆106Updated 6 years ago
• xyongcn / LoongsonCsprj2017
  Computer System Project for Loongson FPGA Board in 2017
  ☆52Updated 7 years ago
• JamesDYX / BUAA_OS_Lab
  北航操作系统实验课程
  ☆84Updated 7 years ago
• nscscc2019ucas / nscscc2019ucas
  ☆34Updated 5 years ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆39Updated last year
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆42Updated 10 months ago
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆36Updated 3 years ago
• menghuanlater / BUAA_MIPS_OS
  北航小操作系统实验代码lab1~lab6
  ☆118Updated 7 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆25Updated 6 years ago
• Liu-Xiangzhi / CAMI
  C Abstract Machine Interpreter
  ☆10Updated 7 months ago
• Mistariano / BUAA-CO-Killer
  为北航计算机组成原理设计的CPU测试程序自动生成器
  ☆37Updated 4 years ago
• cnyangkun / nscscc2018
  nscscc2018
  ☆26Updated 6 years ago
• menghuanlater / BUAA_Complier_Design
  北航本科三年级编译课程设计
  ☆40Updated 7 years ago
• OO-guide-2019 / homework-pre
  寒假入门小作业
  ☆12Updated 6 years ago
• name1e5s / Sirius
  Asymmetric dual issue in-order microprocessor.
  ☆34Updated 5 years ago
• Trinkle23897 / mips32-cpu
  奋战一学期，造台计算机（编译出的bit文件在release中，可以直接食用）
  ☆127Updated 5 years ago
• YanB25 / Tomasulo
  An out-of-order execution algorithm for pipeline CPU, implemented by verilog
  ☆40Updated 7 years ago
• z4yx / supervisor-mips32
  计算机组成原理课程32位监控程序
  ☆48Updated 5 years ago
• Eadral / BUAA_OS_2019
  Operating System Course 2019@Beihang University(BUAA)
  ☆19Updated 5 years ago
• valar1234 / MIPS
  A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…
  ☆74Updated 7 months ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆49Updated 7 months ago
• wancong3 / BUAA_Computer_Organization
  北航计算机组成实验
  ☆7Updated 6 years ago
• Silverster98 / bit_nscscc_suggestion
  为了更好地帮助后来的同学参加龙芯杯，草拟了这份建议，望对后来人有所帮助
  ☆128Updated 4 years ago
• XUANTIE-RV / tvm
  TVM for chips base on Xuantie CPU, an open deep learning compiler stack.
  ☆30Updated 11 months ago
• gmlayer0 / wired
  Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
  ☆24Updated 9 months ago
• Slontia / c0-compiler
  Compiler Technology, BUAA C0文法编译器
  ☆20Updated 5 years ago