Alternatives and similar repositories for MIPS-OS:

Users that are interested in MIPS-OS are comparing it to the libraries listed below

• KurohaneNioko / MIPS-Architecture-CPU-design
  BUAA SCSE - Computer Organization - Pipeline CPU design
  ☆15Updated 6 years ago
• JamesDYX / BUAA_OS_Lab
  北航操作系统实验课程
  ☆84Updated 6 years ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆38Updated 6 months ago
• OO-guide-2019 / codestyle-guide
  java codestyle guide
  ☆12Updated 5 years ago
• menghuanlater / BUAA_MIPS_OS
  北航小操作系统实验代码lab1~lab6
  ☆118Updated 7 years ago
• Eadral / BUAA_OS_2019
  Operating System Course 2019@Beihang University(BUAA)
  ☆19Updated 5 years ago
• Jeremy2001-chen / OS-RISCV
  A small RISC-V kernel coding by C, tested on sifive unmatched board.
  ☆16Updated 2 years ago
• nscscc2019ucas / nscscc2019ucas
  ☆33Updated 5 years ago
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆113Updated 4 years ago
• Mistariano / BUAA-CO-Killer
  为北航计算机组成原理设计的CPU测试程序自动生成器
  ☆37Updated 4 years ago
• valar1234 / MIPS
  A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…
  ☆75Updated 3 months ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆38Updated last year
• xyongcn / LoongsonCsprj2017
  Computer System Project for Loongson FPGA Board in 2017
  ☆52Updated 6 years ago
• RickyTino / MangoMIPS32
  A softcore microprocessor of MIPS32 architecture.
  ☆39Updated 7 months ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆105Updated 5 years ago
• nblintao / Computer-Architecture
  A pipelined MIPS CPU supporting 31 MIPS instructions, interrupt and cache.
  ☆20Updated 9 years ago
• menghuanlater / BUAA_Complier_Design
  北航本科三年级编译课程设计
  ☆39Updated 6 years ago
• YanB25 / Tomasulo
  An out-of-order execution algorithm for pipeline CPU, implemented by verilog
  ☆39Updated 6 years ago
• name1e5s / Sirius
  Asymmetric dual issue in-order microprocessor.
  ☆34Updated 5 years ago
• Michael-Steven / BUAA_OS_2019
  2019北航OS课设代码，已通过申优答辩，供参考。
  ☆43Updated 5 years ago
• trivialmips / TrivialMIPS_Software
  Baremetal softwares for TrivialMIPS platform
  ☆11Updated 5 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆86Updated last year
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆74Updated last year
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆34Updated 3 years ago
• OSCPU / chisel-playground
  ☆59Updated last week
• cnyangkun / nscscc2017
  National Student Computer System Capability Challenge
  ☆9Updated 6 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆46Updated last year
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆34Updated 3 years ago
• troyzhaoyue / BUAA_MIPS_OS_DOC
  ☆22Updated 6 years ago
• meow-chip / MeowV64
  A superscalar RISC-V CPU with out-of-order execution and multi-core support
  ☆56Updated 2 years ago