Alternatives and similar repositories for MIPS-OS

Users that are interested in MIPS-OS are comparing it to the libraries listed below

• Jeremy2001-chen / OS-RISCV
  A small RISC-V kernel coding by C, tested on sifive unmatched board.
  ☆16Updated 2 years ago
• valar1234 / MIPS
  A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…
  ☆75Updated 9 months ago
• trivialmips / TrivialMIPS
  MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support
  ☆107Updated 6 years ago
• z4yx / NaiveMIPS-HDL
  Naïve MIPS32 SoC implementation
  ☆115Updated 5 years ago
• LainChip / LainCore
  Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.
  ☆44Updated last year
• Liu-Xiangzhi / CAMI
  C Abstract Machine Interpreter
  ☆10Updated 9 months ago
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆51Updated 4 years ago
• zencove-thu / zencove-zoom
  Highly configurable out-of-order MIPS32 processor, capable of booting Linux.
  ☆39Updated 2 years ago
• RickyTino / MangoMIPS32
  A softcore microprocessor of MIPS32 architecture.
  ☆40Updated last year
• Mistariano / BUAA-CO-Killer
  为北航计算机组成原理设计的CPU测试程序自动生成器
  ☆37Updated 4 years ago
• KurohaneNioko / MIPS-Architecture-CPU-design
  BUAA SCSE - Computer Organization - Pipeline CPU design
  ☆15Updated 6 years ago
• AlwenXXD / nscscc2021
  龙芯杯21个人赛作品
  ☆35Updated 3 years ago
• nscscc2019ucas / nscscc2019ucas
  ☆35Updated 5 years ago
• thu-cs-lab / thinpad_top
  Project template for Artix-7 based Thinpad board
  ☆48Updated 2 years ago
• egienvalue / MIPS_R10K_Processor
  2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus
  ☆11Updated 7 years ago
• grantae / OpenMIPS
  A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…
  ☆76Updated 6 years ago
• gmlayer0 / wired
  Linux-capable out-of-order superscaler multicore LoongArch32 (LA32 / LA32R) processor.
  ☆28Updated last year
• JamesDYX / BUAA_OS_Lab
  北航操作系统实验课程
  ☆85Updated 7 years ago
• NOP-Processor / NOP-Core
  High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)
  ☆83Updated last year
• Michael-Steven / BUAA_OS_2019
  2019北航OS课设代码，已通过申优答辩，供参考。
  ☆44Updated 6 years ago
• roife / BUAA-CO
  Pipelined MIPS CPU（course assignment for BUAA-Computer-Organization）
  ☆22Updated 3 years ago
• roife / BUAA-OS
  MIPS OS on R3000 (course assignment for BUAA-Operating-System)
  ☆22Updated 3 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆49Updated last year
• name1e5s / Sirius
  Asymmetric dual issue in-order microprocessor.
  ☆34Updated 5 years ago
• menghuanlater / BUAA_MIPS_OS
  北航小操作系统实验代码lab1~lab6
  ☆118Updated 8 years ago
• FDUCSLG / Arch-2022Spring-FDU
  ☆10Updated 3 years ago
• cyyself / soc-simulator
  A Verilator based SoC simulator that allows you to define AXI Slave interface in software.
  ☆49Updated 9 months ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆187Updated last year
• xyongcn / LoongsonCsprj2017
  Computer System Project for Loongson FPGA Board in 2017
  ☆52Updated 7 years ago
• MOSS2023ASE / service-frontend
  ☆11Updated 2 years ago