BXYMartin / MIPS-OSLinks
A Customed Operating System with a Shell for MIPS R3000, Ported from JOS
☆23Updated 7 years ago
Alternatives and similar repositories for MIPS-OS
Users that are interested in MIPS-OS are comparing it to the libraries listed below
Sorting:
- A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…☆75Updated last year
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆109Updated 6 years ago
- Naïve MIPS32 SoC implementation☆118Updated 5 years ago
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆50Updated 2 years ago
- A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…☆83Updated 6 years ago
- A MIPS CPU implemented in Verilog☆70Updated 8 years ago
- Computer System Project for Loongson FPGA Board in 2017☆54Updated 7 years ago
- ☆35Updated 6 years ago
- Project template for Artix-7 based Thinpad board☆52Updated 4 months ago
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation☆201Updated last year
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Updated 3 years ago
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- Asymmetric dual issue in-order microprocessor.☆33Updated 6 years ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆127Updated 2 months ago
- 龙芯杯21个人赛作品☆36Updated 4 years ago
- 💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…☆206Updated 5 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆42Updated 7 years ago
- 计算机组成原理课程32位监控程序☆50Updated 5 years ago
- BTB-X HPCA23 code☆13Updated 3 years ago
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆11Updated 8 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆83Updated 2 years ago
- This repository is used to release the experimental assignments of Computer Architecture Course from USTC☆39Updated 6 years ago
- RISC-V instruction set simulator built for education☆160Updated 3 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆45Updated last year
- 基于龙芯FPGA开发板的计算机综合系统实验☆26Updated 7 years ago
- Uranus MIPS processor by MaxXing & USTB NSCSCC team☆38Updated 6 years ago
- A teaching-focused RISC-V CPU design used at UC Davis☆154Updated 3 years ago
- CPU micro benchmarks☆76Updated 3 weeks ago