BXYMartin / MIPS-OSLinks
A Customed Operating System with a Shell for MIPS R3000, Ported from JOS
☆23Updated 7 years ago
Alternatives and similar repositories for MIPS-OS
Users that are interested in MIPS-OS are comparing it to the libraries listed below
Sorting:
- A classic 5-stage pipeline MIPS 32-bit processor, including a 2-bit branch predictor, a branch prediction buffer and a direct-mapped cach…☆76Updated 10 months ago
- A small RISC-V kernel coding by C, tested on sifive unmatched board.☆16Updated 3 years ago
- Naïve MIPS32 SoC implementation☆115Updated 5 years ago
- Linux-capable in-order superscaler LoongArch32r processor. Silicon-proven.☆44Updated last year
- MIPS32 CPU implemented in SystemVerilog, with superscalar and FPU support☆108Updated 6 years ago
- Project template for Artix-7 based Thinpad board☆51Updated last week
- a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog☆49Updated last year
- 2-core MIPS R10K OoO Processor with Snooping MSI and Pipeline Bus☆11Updated 7 years ago
- A full implementation of the MIPS32 Release 1 ISA, including virtual memory, TLB, instruction and data caches, interrupts and exceptions,…☆79Updated 6 years ago
- uCore MIPS32 porting☆18Updated 5 years ago
- ☆35Updated 6 years ago
- High performance LA32R out-of-order processor core. (NSCSCC 2023 Special Prize)☆84Updated 2 years ago
- A teaching-focused RISC-V CPU design used at UC Davis☆152Updated 2 years ago
- A softcore microprocessor of MIPS32 architecture.☆40Updated last year
- Highly configurable out-of-order MIPS32 processor, capable of booting Linux.☆40Updated 2 years ago
- C Abstract Machine Interpreter☆10Updated 10 months ago
- 计算机组成原理课程 RISC-V 监控程序，支持 32 位和 64 位☆121Updated 2 weeks ago
- BTB-X HPCA23 code☆11Updated 2 years ago
- Fast and accurate DRAM power and energy estimation tool☆177Updated last week
- 龙 芯杯21个人赛作品☆35Updated 4 years ago
- nscscc2018☆26Updated 6 years ago
- An out-of-order execution algorithm for pipeline CPU, implemented by verilog☆42Updated 7 years ago
- BUAA SCSE - Computer Organization - Pipeline CPU design☆15Updated 6 years ago
- RISC-V Vector (RVV) Automatic Tests Generator with full instructions coverage, including self-checking test and signature test (RISC-V Co…☆16Updated last year
- ☆33Updated 5 years ago
- Introduction to Computer Systems (II), Spring 2021☆52Updated 4 years ago
- This is a project created and completed by team BOOM(Beihang OO masters).This is a superscalar processor with a 13-stage out-of-order dua…☆16Updated 11 months ago
- An SoC with multiple RISC-V IMA processors.☆19Updated 7 years ago
- ☆37Updated 2 weeks ago
- ☆22Updated 4 years ago