Alternatives and similar repositories for Books:

Users that are interested in Books are comparing it to the libraries listed below

• Harry-Chen / thshijian-crawler
  清华大学研究生社会实践系统爬虫
  ☆16Updated 10 months ago
• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• LyricZhao / THU-Bell
  THU Bell on macOS
  ☆28Updated 5 years ago
• xalanq / PiLibrary
  在线图书借阅系统 - 2017 THU OOP课大作业
  ☆13Updated 6 years ago
• KireinaHoro / khtcp
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Updated 5 years ago
• LyricZhao / ThinRouter
  A SystemVerilog implementation of MIPS32 CPU and RIP router
  ☆22Updated 5 years ago
• jiegec / kb
  My knowledge base
  ☆50Updated this week
• jiegec / learn_tsinghua_app
  网络学堂 PC 端 App
  ☆21Updated 2 years ago
• Harry-Chen / HERMES
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆20Updated 5 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆25Updated 6 years ago
• jiegec / Projects
  A summary of my projects
  ☆47Updated last month
• thu-cs-lab / Digital-Design-Docs
  Documentation for Digital Design course
  ☆19Updated last month
• DeathWish5 / rCore_tutorial_tests
  rCore_tutorial_tests
  ☆11Updated 3 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• xjtu-blacksmith / notes-on-computing-methods
  计算方法撷英 Notes on Computing Methods
  ☆13Updated 4 years ago
• jiegec / clone-learn-tsinghua
  A utility to clone all files from learn.tsinghua.edu.cn
  ☆23Updated 2 weeks ago
• ZenithalHourlyRate / learn-git-the-not-so-super-hard-way
  ☆17Updated 3 years ago
• NickCao / cumu
  ☆11Updated last year
• meow-chip / MeowRouter
  A hardware accelerated IP packet forwarder running on programmable ICs
  ☆16Updated 2 years ago
• PKUCSS / arxiv-helper
  基于arxiv的论文检索和阅读工具
  ☆24Updated 3 years ago
• thu-cs-lab / Router-Lab-Docs
  Documentation for Router Lab
  ☆67Updated last month
• wangrunji0408 / WanZheBiDong
  An educational game about Wanli Period of the Ming Dynasty
  ☆8Updated 4 years ago
• oscourse-tsinghua / cpu-testcase
  Test cases for MIPS CPU implementation
  ☆12Updated 5 years ago
• jiegec / naiverouter
  A router IP written in Verilog.
  ☆13Updated 5 years ago
• ISRC-CAS / tarsier-oerv
  Project magament for porting openEuler to RISC-V
  ☆34Updated last year
• jiegec / SPECCPU2017Harmony
  Run SPEC CPU 2017 benchmark on OpenHarmony/HarmonyOS NEXT
  ☆12Updated 2 months ago
• thu-cs-lab / thinpad_top
  Project template for Artix-7 based Thinpad board
  ☆46Updated last year
• wangrunji0408 / rjrouter
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Updated 4 years ago
• thu-cs-lab / tanlabs
  Tsinghua Advanced Networking Labs on FPGA
  ☆38Updated 5 months ago
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆21Updated 3 weeks ago