Alternatives and similar repositories for Books

Users that are interested in Books are comparing it to the libraries listed below

• thu-cs-lab / JieLabs-Web
  Backend & Frontend for JieLabs
  ☆22Updated 2 years ago
• oscourse-tsinghua / LoongsonCsprj2017-manual
  基于龙芯FPGA开发板的计算机综合系统实验
  ☆25Updated 6 years ago
• thu-cs-lab / TCP-Lab-Docs
  Documentation for TCP Lab
  ☆12Updated last month
• LyricZhao / ThinRouter
  A SystemVerilog implementation of MIPS32 CPU and RIP router
  ☆23Updated 5 years ago
• wangrunji0408 / rjrouter
  [AFK] Hardware router in Chisel (THU Network Joint Lab 2020)
  ☆14Updated 4 years ago
• KireinaHoro / khtcp
  PKU CompNet'19 Lab 2 - Homebrew TCP
  ☆12Updated 5 years ago
• MashPlant / decaf-rs
  Framework of pa code for THU compiler principle course.
  ☆13Updated 5 years ago
• jiegec / Projects
  A summary of my projects
  ☆49Updated 2 weeks ago
• jiegec / kb
  My knowledge base
  ☆62Updated this week
• jiegec / verilog-format
  A naive verilog/systemverilog formatter
  ☆21Updated 3 months ago
• thu-cs-lab / Digital-Design-Docs
  Documentation for Digital Design course
  ☆20Updated last month
• Harry-Chen / HERMES
  HERMES: sHallow dirEctory stRucture Many-filE fileSystem
  ☆20Updated 6 years ago
• jiegec / learn_tsinghua_app
  网络学堂 PC 端 App
  ☆21Updated 2 years ago
• DeathWish5 / rCore_tutorial_tests
  rCore_tutorial_tests
  ☆11Updated 3 years ago
• thu-cs-lab / Router-Lab-Docs
  Documentation for Router Lab
  ☆67Updated last month
• jiegec / naiverouter
  A router IP written in Verilog.
  ☆13Updated 5 years ago
• tqyaaaaang / Hyper-OS
  Operating System Simulator
  ☆19Updated 6 years ago
• LyricZhao / THU-Bell
  THU Bell on macOS
  ☆28Updated 5 years ago
• wangrunji0408 / WanZheBiDong
  An educational game about Wanli Period of the Ming Dynasty
  ☆8Updated 5 years ago
• cnyangkun / nscscc2017
  National Student Computer System Capability Challenge
  ☆8Updated 6 years ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• CircuitCoder / MeowRust
  Relaxed Rust (for cats)
  ☆16Updated 5 years ago
• dramforever / ixayoi
  (WIP) A relatively simple pipelined RISC-V core, written in Bluespec SystemVerilog
  ☆12Updated 3 years ago
• thu-cs-lab / tanlabs
  Tsinghua Advanced Networking Labs on FPGA
  ☆38Updated 8 months ago
• TrivialCompiler / Talk
  Tex source for talk slide.
  ☆10Updated 4 years ago
• oscomp / proj6-user-level-interrupt
  基于FPGA实现用户态中断硬件机制与优化操作系统内核
  ☆9Updated 3 months ago
• CircuitCoder / mill
  RV32I by cats
  ☆16Updated last year
• Harry-Chen / TrivialTomasulo
  Tomasulo Simulator written in React as the project for Computer Architecture course, Spring 2019, Tsinghua University
  ☆11Updated 6 years ago
• trivialmips / linux-nontrivial-mips
  Linux porting to NonTrivialMIPS (based on linux-stable)
  ☆12Updated 5 years ago
• TianhuaTao / uCore-SMP
  A Symmetric Multiprocessing OS Kernel over RISC-V
  ☆31Updated 3 years ago