CompuSAR / sar6502Links
6502 FPGA implementation
☆19Updated 3 years ago
Alternatives and similar repositories for sar6502
Users that are interested in sar6502 are comparing it to the libraries listed below
Sorting:
- Cycle accurate FPGA implementation of various 6502 CPU variants☆28Updated 3 years ago
- Versatile Embedded Retro Adapter☆129Updated 2 years ago
- The 65c02 and 65c816s-based modern retro computer☆48Updated 11 months ago
- Small microcoded 68000 verilog softcore☆60Updated 7 years ago
- TMS9918A emulator library (C99)☆70Updated 3 months ago
- Cycle-Accurate MC6809/E implementation, Verilog☆95Updated 4 years ago
- FX68K 68000 cycle accurate SystemVerilog core☆157Updated 4 years ago
- A homebrew 16 bit breadboard computer based on WDC's 65C816 processor☆39Updated 2 years ago
- Versatile Embedded Retro Adapter☆15Updated 11 months ago
- Blitz is a 68030 based homebrew computer I designed over the course of nearly 3 years, starting in late 2017.☆50Updated 4 years ago
- switchable 68K CPU-Core☆55Updated 9 months ago
- Solving the global IC shortage by reusing old stuff!☆90Updated 5 months ago
- ☆63Updated 3 weeks ago
- Logic Simulation of James Sharman's 8-bit Pipelined CPU https://www.youtube.com/watch?v=3iHag4k4yEg&list=PLFhc0MFC8MiCDOh3cGFji3qQfXziB9y…☆47Updated 5 years ago
- svg schematic of the 6502 microprocessor☆101Updated last year
- A series of m68k-based single-board computers built to run Linux☆54Updated 2 months ago
- A Verilog HDL model of the MOS 6502 CPU☆23Updated last week
- MOS 6581/8580 SID schematics reverse-engineered☆25Updated last year
- 6502/65C02 emulator library (C99)☆58Updated 3 months ago
- F18A source HDL☆32Updated 6 years ago
- Verilog module compatible with Yamaha OPL chips☆61Updated 11 months ago
- A fork of the official X16 emulator, converted to C++20 and with a bunch of features tweaked and added.☆44Updated 2 months ago
- Framework to simplify porting MiSTer (and other) cores to the MEGA65☆39Updated 6 months ago
- Minimig for the DE1 board☆50Updated 3 years ago
- The reverse-engineered AY-3-8910 chip. Transistor-level schematics, verilog model and a testbench with tools, that can render register du…☆103Updated 6 years ago
- The OpenCores aoOCS SoC is a Wishbone compatible implementation of most of the Amiga Original Chip Set (OCS) and computer functionality. …☆41Updated 11 years ago
- ☆28Updated last year
- A pipelined 68030 softcore in VHDL☆22Updated 4 years ago
- Xark's Open Source Embedded Retro Adapter - FPGA based video for rosco_m68k and others☆40Updated last year
- core files for the MiST fpga☆33Updated last year