lpeydb / ESP32-SmartBandView external linksLinks
ESP32智能手环,具有测心率血氧、联网获取时间天气和B站粉丝数、设定闹钟提醒喝水吃药、秒表、计步器功能
☆19Nov 18, 2024Updated last year
Alternatives and similar repositories for ESP32-SmartBand
Users that are interested in ESP32-SmartBand are comparing it to the libraries listed below
Sorting:
- 基于stm32L4系列的的低功耗智能手表☆47Jul 4, 2022Updated 3 years ago
- Routine for W5500EVB☆12Mar 31, 2022Updated 3 years ago
- ☆11May 31, 2016Updated 9 years ago
- 针对疫情隔离工作人员的工作量繁多隔离工作人员在对隔离人员身体健康状况检测感染风险大等一系列问题,本文设计了一种基于MQTT通信协议的无线人体健康实时监测系统。该系统以STM32单片机为控制核心,通过多种类型传感器采集人体的心率、血 氧、体温数据,并利用MQTT通信协议实现无线…☆51Dec 2, 2022Updated 3 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- 一个使用百度paddle训 练模型部署到K210再通过STM32控制的垃圾分类项目☆13Oct 10, 2022Updated 3 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- WebUSB API based DFU tool for STM32 devices☆13Apr 18, 2022Updated 3 years ago
- component esp-idf for tensorflow lite micro☆11Oct 25, 2019Updated 6 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- 200W 铝基板加热台控制器,具备PID控制,PWM输出,卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- Clock Domain Crossing Design(use MCP formulation without feedback)基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- Example showing how to load any image via UART0 (default USB on esp32)☆11Mar 11, 2019Updated 6 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 7 years ago
- ☆12Jan 24, 2022Updated 4 years ago
- STM32 读取设备信息上传至阿里云物联网平台☆11Jan 10, 2020Updated 6 years ago
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- 基于STM32F407和μC/OS-III的智能手环☆43Sep 1, 2020Updated 5 years ago
- 电子设计竞赛☆15Dec 4, 2021Updated 4 years ago
- Basic floating-point components for RISC-V processors☆11Aug 13, 2017Updated 8 years ago
- HiFrank Tech Blogs☆11May 31, 2020Updated 5 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆10Aug 23, 2017Updated 8 years ago
- 纯QML实现的多标签页窗口demo,可自动搜索并加载本地.qml页面文件。☆12May 14, 2023Updated 2 years ago
- 国产全志平头哥C906 RISC-V DongshanPI-D1s RV64GVC 裸机示例仓库!☆16May 9, 2024Updated last year
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- Snapshots of customised riscv-openocd versions from MounRiver Studio !! WCH-Link needs branch wch-link-swd, WCH-LinkE needs branch wch-li…☆13Feb 7, 2026Updated last week
- 一个强大的 C/C++ SDK 编译框架,基于 CMake 和 Kconfig,结合了 Python 脚本进行项目管理。☆11May 24, 2025Updated 8 months ago
- This is a script for converting all Excel based formats to prettified XML format☆10Dec 13, 2017Updated 8 years ago
- ☆13Apr 1, 2017Updated 8 years ago
- ☆17Nov 25, 2017Updated 8 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 5 years ago