Alternatives and similar repositories for Python-Digital-Signal-Processing-Basics

Users that are interested in Python-Digital-Signal-Processing-Basics are comparing it to the libraries listed below

• stffrdhrn / uart
  Verilog uart receiver and transmitter modules for De0 Nano
  ☆18Updated 11 years ago
• Divyansh03 / FIR-Filter-in-Verilog
  FIR Filter in Verilog
  ☆15Updated 5 years ago
• klyshko / signal_processing
  This practical includes processing of digital signals using Fast Fourier Transform
  ☆19Updated 11 months ago
• hatimak / sigma
  ☆16Updated 4 years ago
• dnemec / SPICE-Libraries
  Collection of LTSpice models and simulation circuits collected from various Yahoo groups and all around the internet.
  ☆40Updated 7 years ago
• MohammedRashad / FPGA-Speech-Recognition
  Expiremental Speech Recognition System using VHDL & MATLAB.
  ☆49Updated 7 years ago
• hukenovs / math
  Useful m-scripts for DSP (CIC, FIR, FFT, Fast convolution, Partial Filters etc.)
  ☆30Updated 5 years ago
• GCY / STM32F4-OV7670-DCMI-DMA-Driver
  This is STM32F429-Discovery and STM32F407 driver for OV7670, DCMI DMA SCCB Example
  ☆16Updated 5 years ago
• sarthak268 / Embedded_Logic_and_Design
  This repository contains all labs done as a part of the Embedded Logic and Design course.
  ☆25Updated 7 years ago
• embmicro / book-examples
  ☆31Updated 8 years ago
• buttercutter / cordic
  A pipelined cordic algoithm for computing cos(angle) and sin(angle) in verilog
  ☆16Updated 8 years ago
• ucam-comparch / pcie-sata-adaptor-board
  PCB to breakout 8-lane PCI Express to SATA connectors, for use with FPGAs
  ☆25Updated 12 years ago
• pulp-platform / pulp-freertos
  FreeRTOS for PULP
  ☆15Updated 2 years ago
• lmcapacho / SimDSP
  SimDSP - DSP Simulator
  ☆11Updated 2 months ago
• acidbourbon / numpy_ltspice_filter
  A python module for seamless integration of analog filters designed in LTspice into Python3/Numpy signal processing projects.
  ☆53Updated last year
• buguen / mat2py
  Matlab to Python converter
  ☆13Updated 13 years ago
• SAFEERHYDER / Digital-System-Design
  This repository manages DSD lab code files.
  ☆14Updated 4 years ago
• deepc94 / pid-fpga-vhdl
  This project was part of the VLSI Lab. It implements PID control using an FPGA.
  ☆41Updated 6 years ago
• PacktPublishing / Architecting-High-Performance-Embedded-Systems
  ☆69Updated 2 years ago
• zcschu01 / LottoProgram
  Python program that downloads past Powerball and Mega Millions winning numbers in an easy to read excel format. This project uses the Ope…
  ☆13Updated 5 years ago
• amoudgl / iir-bandstop-filter
  Implementation of pipelined IIR bandstop filter in Verilog, C++ and MATLAB with fixed point arithmetic
  ☆31Updated 8 years ago
• sevvalmehder / 32-bit-MIPS-Processor
  A 32-bit MIPS processor used Altera Quartus II with Verilog.
  ☆27Updated 7 years ago
• j-core / gnss-baseband
  Baseband Receiver IP for GPS like DSSS signals
  ☆39Updated 5 years ago
• abhishekgb / Kalman-Filter-verilog
  Hey guys this the project where i have implemented the Kalman filter for MPPT for solar PV module
  ☆19Updated 7 years ago
• mnmhdanas / DA-Based-LMS-Adaptive-filter
  Distributed arithmetic (DA) is another way of implementing a dot product where one of the arrays has constant elements. The DA can be eff…
  ☆16Updated 4 years ago
• wavelet-lab / usdr-fpga
  FPGA for uSDR
  ☆18Updated last week
• bharathk005 / Verilog_projects
  HDMI + GPU-pipeline + FFT
  ☆14Updated 9 years ago
• Gordonei / MyHDL-based-FPGA-DSP-Toolflow
  A library for generating Software Defined Radio-intended DSP code for FPGAs that makes use of the MyHDL (www.myhdl.org) Python library. T…
  ☆25Updated 13 years ago
• CospanDesign / verilog-visualizer
  A GUI to help users visualize the structure of a verilog HDL project
  ☆12Updated 10 years ago
• EEVengers / libtslitex
  This is a C library to interface with the LiteX Firmware on Thunderscope over PCIe
  ☆11Updated this week