m-labs / ionpak
A modern, low-cost universal controller for hot-cathode ionization vacuum gauges. (WIP)
☆20Updated 6 years ago
Alternatives and similar repositories for ionpak
Users that are interested in ionpak are comparing it to the libraries listed below
Sorting:
- Syntax highlighting for various PCB (Printed Circuit Board) formats.☆20Updated 3 years ago
- Open-source electroporator for genetic transformation and other culturally shocking activities.☆16Updated 6 years ago
- Open source Earth's Field NMR Spectrometer☆63Updated 3 years ago
- Finding the bacteria in rotting FPGA designs.☆14Updated 4 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- http://mecrisp.sourceforge.net/ Mecrisp-Ice is an enhanced version of Swapforth and the J1a stack processor by James Bowman, featuring th…☆29Updated 8 years ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- A Verilog parser for Haskell.☆34Updated 3 years ago
- A collection of HDL cores written in MyHDL.☆12Updated 9 years ago
- a simple C-to-Verilog compiler☆48Updated 8 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆61Updated last year
- A Qt5 based free VLSI development tool☆30Updated 6 years ago
- iCE40 floorplan viewer☆24Updated 6 years ago
- A central place to organize and publish all of my hobbyist electronics knowledge and projects.☆30Updated 7 years ago
- 1st Testwafer for LibreSilicon☆15Updated 5 years ago
- ☆23Updated 9 years ago
- Slides for the talk I have very soon☆12Updated 6 years ago
- Client for JTAG programmer for AVR microcontrollers☆15Updated last year
- Stack CPU Work In Progress☆30Updated last year
- Affordable and precise XY and Z movement platform for scientific experimentation☆11Updated 8 years ago
- autorouter forked from https://www-soc.lip6.fr/git/coriolis.git☆15Updated 6 years ago
- A version of the Lisp programming language for RISC-V based boards.☆28Updated 4 months ago
- Yet Another Forth Core...☆72Updated 10 years ago
- A mixed signal netlist language (pre-alpha)☆60Updated 6 years ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- Tutorial/starter code for setting up GCC for PSOC5 (ARM) in an open-source baremetal configuration.☆33Updated 10 years ago
- A 6800 CPU written in nMigen☆49Updated 3 years ago
- Apollo CPU Core in Verilog. For learning and having fun with open FPGA☆44Updated 8 years ago
- ☆24Updated 12 years ago