m-labs / ionpakLinks
A modern, low-cost universal controller for hot-cathode ionization vacuum gauges. (WIP)
☆20Updated 6 years ago
Alternatives and similar repositories for ionpak
Users that are interested in ionpak are comparing it to the libraries listed below
Sorting:
- Syntax highlighting for various PCB (Printed Circuit Board) formats.☆20Updated 3 years ago
- A Qt5 based free VLSI development tool☆30Updated 7 years ago
- Apollo CPU Core in Verilog. For learning and having fun with open FPGA☆44Updated 8 years ago
- FPGA assembler! Create bare-metal FPGA designs without Verilog or VHDL (Not to self: use Lisp next time)☆53Updated 3 years ago
- A 6800 CPU written in nMigen☆49Updated 4 years ago
- The CAT Board is a Raspberry Pi HAT with a Lattice iCE40HX FPGA.☆62Updated last year
- ☆11Updated 7 years ago
- Python LabTools for talking to GPIB instruments☆27Updated 7 years ago
- Project Trellis database☆13Updated last year
- ERASynth Documentation☆18Updated 5 years ago
- Code, mechanical designs, and electronic plans related to the OpenSpectrometer project.☆26Updated 10 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆38Updated 6 years ago
- Sayma AMC/RTM issue tracker☆42Updated 6 years ago
- 1st Testwafer for LibreSilicon☆15Updated 6 years ago
- Circuit simulator of the Qucs project☆29Updated 6 months ago
- 64-bit MISC Architecture CPU☆12Updated 8 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- A wishbone controlled FM transmitter hack☆23Updated last year
- A Verilog parser for Haskell.☆34Updated 3 years ago
- A mixed signal netlist language (pre-alpha)☆61Updated 6 years ago
- ☆60Updated last year
- GUI for SymbiYosys☆15Updated last year
- Ultra low-noise current controller for laser diodes☆20Updated 5 years ago
- Altera MAX V bitstream documentation -- CLEANUP PENDING☆19Updated 5 years ago
- 2-channel microcontroller servo with EEM and Ethernet based on STM32 CPU☆21Updated 2 years ago
- Icestorm, Arachne-pnr and Yosys pre-built binaries: GNU/Linux(+ARM), Windows and Mac OS☆37Updated 3 years ago
- A bit-serial CPU☆19Updated 5 years ago
- ☆23Updated 9 years ago
- a simple C-to-Verilog compiler☆51Updated 8 years ago
- This repository contains software for BeagleWire. It is a realization of my project for GSOC-2017☆46Updated 6 years ago