Huawei-CPLLab / ACPOLinks
☆12Updated 3 months ago
Alternatives and similar repositories for ACPO
Users that are interested in ACPO are comparing it to the libraries listed below
Sorting:
- Triton to TVM transpiler.☆22Updated last year
- Benchmark Framework for Buddy Projects☆55Updated 2 weeks ago
- LLVM OpenCL C compiler suite for ventus GPGPU☆56Updated last week
- tutorials about polyhedral compilation.☆54Updated 3 weeks ago
- ☆152Updated this week
- MLIR Sample dialect☆129Updated 8 months ago
- An experimental CPU backend for Triton☆153Updated last week
- Dissecting NVIDIA GPU Architecture☆109Updated 3 years ago
- Shared Middle-Layer for Triton Compilation☆289Updated last week
- A model compilation solution for various hardware☆450Updated last month
- Hands-On Practical MLIR Tutorial☆33Updated last month
- ☆31Updated last year
- Tacker: Tensor-CUDA Core Kernel Fusion for Improving the GPU Utilization while Ensuring QoS☆31Updated 8 months ago
- Assembler and Decompiler for NVIDIA (Maxwell Pascal Volta Turing Ampere) GPUs.☆85Updated 2 years ago
- Development repository for the Triton-Linalg conversion☆202Updated 8 months ago
- Stepwise optimizations of DGEMM on CPU, reaching performance faster than Intel MKL eventually, even under multithreading.☆152Updated 3 years ago
- ☆259Updated this week
- FlagTree is a unified compiler for multiple AI chips, which is forked from triton-lang/triton.☆90Updated this week
- ☆22Updated 4 months ago
- a tensor computing compiler based tile programming for gpu, cpu or tpu☆46Updated last month
- Triton Compiler related materials.☆35Updated 9 months ago
- GVProf: A Value Profiler for GPU-based Clusters☆52Updated last year
- Canvas: End-to-End Kernel Architecture Search in Neural Networks☆27Updated 11 months ago
- ☆18Updated last year
- A home for the final text of all TVM RFCs.☆108Updated last year
- PTX on XPUs☆66Updated last week
- An MLIR-based compiler framework bridges DSLs (domain-specific languages) to DSAs (domain-specific architectures).☆642Updated this week
- A scheduling framework for multitasking over diverse XPUs, including GPUs, NPUs, ASICs, and FPGAs☆120Updated 3 weeks ago
- Here is a final lab of Compiler in USTC, focusing on MLIR☆19Updated 4 years ago
- Multi-GPU communication profiler and visualizer☆35Updated last year