azonenberg / latentredLinks
Open hardware 48x 1000baseT + 2x 25G SFP28 Ethernet switch
☆28Updated last month
Alternatives and similar repositories for latentred
Users that are interested in latentred are comparing it to the libraries listed below
Sorting:
- Betrusted embedded controller (UP5K)☆46Updated last year
- WebAssembly-based Yosys distribution for Amaranth HDL☆27Updated last week
- The pool for the horizon EDA package☆32Updated 9 months ago
- Unofficial Yosys WebAssembly packages☆71Updated this week
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated 3 weeks ago
- An FPGA reverse engineering and documentation project☆53Updated last week
- ☆14Updated 3 weeks ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Updated 4 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- ☆16Updated 4 years ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆185Updated 3 months ago
- Soft USB for LiteX☆50Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 9 months ago
- A simple M.2 NVMe to miniPCIe adapter☆26Updated last year
- Ultimate ECP5 development board☆111Updated 6 years ago
- ☆13Updated 11 months ago
- Sail code model of the CHERIoT ISA☆43Updated last month
- RFCs for changes to the Amaranth language and standard components☆18Updated last month
- enclosure for the mainboard and zturn lite☆13Updated 5 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- ☆64Updated 5 years ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- HDL development environment on Nix.☆26Updated 10 months ago
- Unofficial nextpnr WebAssembly packages☆16Updated this week
- Quickstart for building FPGA code for NeTV2☆86Updated 2 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆42Updated 7 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago