azonenberg / latentredLinks
Open hardware 48x 1000baseT + 2x 25G SFP28 Ethernet switch
☆28Updated 2 months ago
Alternatives and similar repositories for latentred
Users that are interested in latentred are comparing it to the libraries listed below
Sorting:
- An FPGA reverse engineering and documentation project☆54Updated this week
- ☆14Updated 2 weeks ago
- Unofficial Yosys WebAssembly packages☆72Updated this week
- Betrusted embedded controller (UP5K)☆48Updated last year
- ☆16Updated 4 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated last month
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- converts catgirls to gds files☆15Updated 4 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated last month
- Small footprint and configurable embedded FPGA logic analyzer☆187Updated 3 months ago
- Documenting Lattice's 28nm FPGA parts☆144Updated last year
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Ultimate ECP5 development board☆111Updated 6 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆28Updated last month
- Sail code model of the CHERIoT ISA☆43Updated last week
- A Python-based HDL and framework for silicon-based witchcraft☆25Updated this week
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆140Updated 5 months ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 10 months ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- ☆13Updated last year
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- The pool for the horizon EDA package☆32Updated 10 months ago
- Experiments with Yosys cxxrtl backend☆49Updated 8 months ago
- The open-source Zynq 7000 BSP generator for openXC7☆43Updated 8 months ago
- CoreScore☆163Updated last month
- User-friendly explanation of Yosys options☆113Updated 3 years ago
- A simple M.2 NVMe to miniPCIe adapter☆27Updated last year
- Awesome projects using the Amaranth HDL☆18Updated 7 months ago
- Quickstart for building FPGA code for NeTV2☆86Updated 2 years ago