azonenberg / latentredLinks
Open hardware 48x 1000baseT + 2x 25G SFP28 Ethernet switch
☆28Updated 7 months ago
Alternatives and similar repositories for latentred
Users that are interested in latentred are comparing it to the libraries listed below
Sorting:
- WebAssembly-based Yosys distribution for Amaranth HDL☆29Updated 2 weeks ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Updated 4 years ago
- ☆16Updated 4 years ago
- Unofficial Yosys WebAssembly packages☆76Updated last week
- Betrusted embedded controller (UP5K)☆49Updated 2 years ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 4 years ago
- Hot Reconfiguration Technology demo☆42Updated 3 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆20Updated 3 months ago
- An FPGA reverse engineering and documentation project☆65Updated this week
- Documenting Lattice's 28nm FPGA parts☆148Updated 2 weeks ago
- A Python-based HDL and framework for silicon-based witchcraft☆30Updated last week
- Small footprint and configurable embedded FPGA logic analyzer☆198Updated 2 weeks ago
- A simple M.2 NVMe to miniPCIe adapter☆30Updated last year
- The pool for the horizon EDA package☆32Updated last year
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated last year
- ☆39Updated 9 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆88Updated 6 years ago
- Verilog design examples for use with the Signaloid C0-microSD☆54Updated last week
- Kicad Library to pretify your schematic with pride flags.☆16Updated 3 years ago
- ☆17Updated 5 months ago
- HDL development environment on Nix.☆26Updated last year
- Reverse-Engineering of the NABU PC's Network Adapter, one of the first cable data modems.☆12Updated last year
- Ultimate ECP5 development board☆116Updated 6 years ago
- ☆25Updated 5 years ago
- Experiments with Yosys cxxrtl backend☆50Updated last year
- The open-source Zynq 7000 BSP generator for openXC7☆53Updated last year
- Experiments with self-synchronizing LFSR scramblers☆15Updated 5 years ago
- Quickstart for building FPGA code for NeTV2☆88Updated 2 years ago
- Low-cost ECP5 FPGA development board☆80Updated 5 years ago
- An experiment for building gateware for the axiom micro / beta using amaranth-hdl☆45Updated 8 months ago