azonenberg / latentredLinks
Open hardware 48x 1000baseT + 2x 25G SFP28 Ethernet switch
☆28Updated last week
Alternatives and similar repositories for latentred
Users that are interested in latentred are comparing it to the libraries listed below
Sorting:
- Betrusted embedded controller (UP5K)☆46Updated last year
- Soft USB for LiteX☆50Updated 2 years ago
- Unofficial Yosys WebAssembly packages☆71Updated this week
- Nitro E1 FPGA core☆13Updated last year
- Hot Reconfiguration Technology demo☆40Updated 2 years ago
- A simple M.2 NVMe to miniPCIe adapter☆24Updated last year
- An FPGA reverse engineering and documentation project☆49Updated this week
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Open source hardware down to the chip level!☆30Updated 3 years ago
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated 3 weeks ago
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Programmer for the Lattice ECP5 series, making use of FTDI based adaptors☆91Updated 8 months ago
- Another size-optimized RISC-V CPU for your consideration.☆58Updated this week
- Notes, scripts and apps to quickfeather board☆10Updated 3 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated last week
- WebAssembly-based Yosys distribution for Amaranth HDL☆27Updated 3 weeks ago
- ☆14Updated this week
- Experiments with self-synchronizing LFSR scramblers☆15Updated 4 years ago
- ☆16Updated 4 years ago
- The pool for the horizon EDA package☆32Updated 8 months ago
- ☆64Updated 4 years ago
- A centrarlized hardware abstraction layer for AXIOM cameras☆9Updated 2 years ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Updated 3 years ago
- Awesome projects using the Amaranth HDL☆17Updated 5 months ago
- 🌉 A transparent Wishbone-to-SPI bridge supporting Execute-In-Place (XIP).☆21Updated 3 years ago
- A configurable and approachable tool for FPGA debugging and rapid prototyping.☆138Updated 3 months ago
- Small footprint and configurable Inter-Chip communication cores☆60Updated 2 weeks ago
- Verilog design examples for use with the Signaloid C0-microSD☆46Updated last week
- Software to record moving images from Apertus° AXIOM cameras via USB3 or ethernet☆23Updated last year
- Small footprint and configurable embedded FPGA logic analyzer☆184Updated last month