azonenberg / latentredLinks
Open hardware 48x 1000baseT + 2x 25G SFP28 Ethernet switch
☆28Updated 3 months ago
Alternatives and similar repositories for latentred
Users that are interested in latentred are comparing it to the libraries listed below
Sorting:
- Betrusted embedded controller (UP5K)☆48Updated last year
- ☆14Updated last month
- Unofficial Yosys WebAssembly packages☆72Updated this week
- ☆14Updated last year
- An FPGA reverse engineering and documentation project☆58Updated 3 weeks ago
- Hot Reconfiguration Technology demo☆40Updated 3 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆28Updated last month
- Playground for experimenting with and sharing short Amaranth programs on the web☆15Updated 2 months ago
- HDL development environment on Nix.☆26Updated 11 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- Small footprint and configurable embedded FPGA logic analyzer☆189Updated last week
- ☆16Updated 4 years ago
- Experiments with self-synchronizing LFSR scramblers☆15Updated 5 years ago
- The open-source Zynq 7000 BSP generator for openXC7☆44Updated 8 months ago
- Documenting Lattice's 28nm FPGA parts☆145Updated last year
- Iron: selectively turn RISC-V binaries into hardware☆23Updated 2 years ago
- Sail code model of the CHERIoT ISA☆44Updated last week
- ☆38Updated 5 months ago
- BCM5719 firmware reimplementation☆86Updated 8 months ago
- Bulk scrape and download datasheets from various vendors (insult)☆14Updated 4 years ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆86Updated 5 years ago
- The pool for the horizon EDA package☆32Updated 11 months ago
- A Python-based HDL and framework for silicon-based witchcraft☆28Updated last week
- Soft USB for LiteX☆50Updated this week
- A tool for USB device pass-through using the vfio-user protocol.☆25Updated this week
- WIP 100BASE-TX PHY☆76Updated 10 months ago
- Quickstart for building FPGA code for NeTV2☆86Updated 2 years ago
- RFCs for changes to the Amaranth language and standard components☆18Updated 2 months ago
- A replacement for gtkwave, written in Rust with high-performance and larger-than-memory traces in mind.☆19Updated 3 years ago
- Another size-optimized RISC-V CPU for your consideration.☆57Updated last week