akira4O4 / Opencv-100-QuestionsView external linksLinks
关于Opnecv的100个图像算法训练
☆18Feb 9, 2020Updated 6 years ago
Alternatives and similar repositories for Opencv-100-Questions
Users that are interested in Opencv-100-Questions are comparing it to the libraries listed below
Sorting:
- ViduSDK (OkuloSDK has been renamed to ViduSDK since v1.3)☆29Dec 16, 2024Updated last year
- UVM components for DSP tasks (MODulation/DEModulation)☆14Mar 2, 2022Updated 3 years ago
- Fast Sparse Multifrontal Solver☆11May 27, 2015Updated 10 years ago
- RISC-V RV32I CPU written in verilog☆10Jul 11, 2020Updated 5 years ago
- SOLID principles using modern C++☆10Dec 11, 2021Updated 4 years ago
- Simple custom installer☆13Jan 19, 2024Updated 2 years ago
- ☆10Jan 9, 2017Updated 9 years ago
- ASIC Design lab. Pipelined, Cached, Multicore MIPS Processor☆10Aug 23, 2017Updated 8 years ago
- Python/Simulator integration using procedure calls☆10Mar 12, 2020Updated 5 years ago
- Parametric GPIO Peripheral☆11Jan 30, 2025Updated last year
- Payoneer Root Detection Bypass☆11Feb 10, 2024Updated 2 years ago
- r2live相关论文、代码中文注释以及代码改动☆11Sep 24, 2021Updated 4 years ago
- MIPS Processor, BNN Accelerator, AXI4 interface, Cache Controller and LRU replacement☆13Nov 4, 2022Updated 3 years ago
- WaveLine音波正弦曲线波浪☆13Mar 13, 2019Updated 6 years ago
- CHERI sample C programs☆11Jan 16, 2025Updated last year
- n-wise coverage tool for combinatorial testing☆11Sep 7, 2019Updated 6 years ago
- This repository contains an example of the connection between an UVM Testbench and a Python reference model.☆12Nov 6, 2019Updated 6 years ago
- ☆10Apr 8, 2021Updated 4 years ago
- PyBitmessage API frontend for Android using QT5 and python 3☆12Oct 3, 2018Updated 7 years ago
- Tools for SystemVerilog development.☆15Jan 3, 2018Updated 8 years ago
- CVA6-platform is a multicore CVA6 with CV-MESH software and regression platform☆12Nov 12, 2023Updated 2 years ago
- ☆14Aug 1, 2023Updated 2 years ago
- Functional Verification the MMU (Memory Management Unit) of a multiprocessor with Data Cache and Instruction Cache☆13Nov 9, 2015Updated 10 years ago
- UVM testbench for verifying the Pulpino SoC☆13Mar 23, 2020Updated 5 years ago
- Fibertree emulator☆16Nov 4, 2024Updated last year
- This script builds the UVM register model, based on pre-defined address map in markdown (mk) style☆12Mar 23, 2018Updated 7 years ago
- SystemVerilog RTL and UVM RAL model generators for RgGen☆16Jan 7, 2026Updated last month
- SystemVerilog implemention of QEMU PCI edu device☆13May 22, 2023Updated 2 years ago
- Atom Hardware IDE☆13May 4, 2021Updated 4 years ago
- 机器视觉算法库☆10Jun 13, 2019Updated 6 years ago
- Audio filtering with pyfda and cocotb☆12Sep 24, 2020Updated 5 years ago
- A basic documentation generator for Verilog, similar to Doxygen.☆13Aug 5, 2016Updated 9 years ago
- This repository is an excuse to learn about Convolutional Neural Networks by implementing one in FPGA. The main goal is to learn, and to …☆12Jul 12, 2020Updated 5 years ago
- https://www.colour-science.org☆14Jan 26, 2026Updated 2 weeks ago
- Generic AXI interconnect fabric☆13Jul 17, 2014Updated 11 years ago
- 一个SharedPreferences和XSharedPreferences的封装库☆12Aug 28, 2025Updated 5 months ago
- ☆15Feb 5, 2026Updated last week
- A simple project to train riverpod, solid principles☆12Jul 15, 2022Updated 3 years ago
- Android 飘落动画 雪花动画 坠落动画 下降动画☆12Jul 18, 2019Updated 6 years ago