raeudigerRaeffi / generalizedReedSolomonLinks
Python Implementation of A Class of Generalized RS-Codes with Faster Encoding and Decoding Algorithms
☆15Updated 6 months ago
Alternatives and similar repositories for generalizedReedSolomon
Users that are interested in generalizedReedSolomon are comparing it to the libraries listed below
Sorting:
- A comparison of many lossless image compression formats.☆51Updated 5 months ago
- Universal errors-and-erasures Reed Solomon codec (error correcting code) in pure Python with extensive documentation☆29Updated 2 years ago
- World's first Nintendo 3DS emulator for Apple devices based on Citra.☆18Updated 2 years ago
- Tiny Tapeout 06☆15Updated 2 weeks ago
- BCH library C Python module☆108Updated last year
- ☆17Updated 2 years ago
- An example OMI Device FPGA with 2 DDR4 memory ports☆19Updated 2 years ago
- WebAssembly-based Yosys distribution for Amaranth HDL☆28Updated last week
- A Verilog parser for Haskell.☆36Updated 4 years ago
- TinyTapeout-02 submission repository☆28Updated last year
- FPGA for uSDR☆18Updated 3 weeks ago
- YARI is a high performance open source FPGA soft-core RISC implementation, binary compatible with MIPS I. The distribution package includ…☆45Updated 11 months ago
- a noodly Amaranth HDL-wrapper for FPGA SerDes' presenting a PIPE PHY interface☆31Updated 3 years ago
- ☆19Updated last year
- Yosys plugin for synthesis of Bluespec code☆15Updated 4 years ago
- Microshift Compression: An Efficient Image Compression Algorithm for Hardware☆33Updated 4 years ago
- This project is being developed as part of a Master's degree research sponsored by Brazil's CNPQ. It's goal is to design a hardware archi…☆32Updated 3 years ago
- Polynomial arithmetic over GF2☆12Updated 7 years ago
- This is a simple UART echo test for the iCEstick Evaluation Kit☆39Updated 6 years ago
- An Verilog implementation of 7-to-1 LVDS Serializer. Which can be used for comunicating FPGAs with LVDS TFT Screens.☆50Updated 12 years ago
- Dye cell files for a DIY dye laser☆14Updated 2 years ago
- An online Verilog IDE based on YosysJS.☆24Updated 9 years ago
- Solving Sudokus using open source formal verification tools☆18Updated 3 years ago
- Copenhagen Suborbitals Sapphire telemetry system☆34Updated 11 years ago
- ☆17Updated 2 years ago
- An RF circuit simulator☆21Updated 3 months ago
- Verilog based simulation modell for 7 Series PLL☆17Updated 5 years ago
- Fast C++ Pytorch extension for differentiable synthetic aperture radar image formation and autofocus library on CPU and GPU☆158Updated last month
- Video converter based on Lattice CrossLink-NX☆15Updated last year
- Quite OK image compression Verilog implementation☆23Updated last year