Alternatives and similar repositories for Oxygen-Not-Included-Mods

Users that are interested in Oxygen-Not-Included-Mods are comparing it to the libraries listed below

• rggen / rggen-vhdl
  VHDL plugin for RgGen
  ☆13Updated 2 months ago
• mattvenn / logo-to-gds2
  ☆18Updated 2 years ago
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• drom / sta
  🕒 Static Timing Analysis diagram renderer
  ☆13Updated last year
• ducky64 / chisualizer
  Block-diagram style digital logic visualizer
  ☆23Updated 10 years ago
• a2k-hanlon / linter-veriloghdl
  Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.
  ☆10Updated 2 years ago
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆21Updated 2 years ago
• nmi-leipzig / sim-x-pll
  Verilog based simulation modell for 7 Series PLL
  ☆17Updated 5 years ago
• SpinalHDL / CocotbLib
  ☆18Updated 3 months ago
• wavedrom / vcd-samples
  sample VCD files
  ☆39Updated last month
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆34Updated 6 months ago
• xlsynth / bedrock-rtl
  High quality and composable RTL libraries in SystemVerilog
  ☆27Updated last week
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆48Updated 3 years ago
• AsFigo / svck
  ☆14Updated 5 months ago
• byuccl / bfat
  Bitstream Fault Analysis Tool
  ☆15Updated 2 years ago
• steveicarus / simbus
  Icarus SIMBUS
  ☆20Updated 5 years ago
• verilog-to-routing / libsdcparse
  ☆12Updated 5 years ago
• semify-eda / fstdumper
  Verilog VPI module to dump FST (Fast Signal Trace) databases
  ☆17Updated 2 years ago
• suoto / hdl_string_format
  VHDL package to provide C-like string formatting
  ☆15Updated 3 years ago
• hdl / pyHDLParser
  Simple Python parser for extracting HDL (VHDL or Verilog) documentation
  ☆22Updated last year
• Coloquinte / moosic-yosys-plugin
  Yosys plugin for logic locking and supply-chain security
  ☆22Updated 6 months ago
• ben-marshall / verilog-doc
  A basic documentation generator for Verilog, similar to Doxygen.
  ☆13Updated 9 years ago
• htfab / rotfpga
  A reconfigurable logic circuit made of identical rotatable tiles.
  ☆23Updated 3 years ago
• ydnatag / nmigen-cocotb
  cocotb extension for nMigen
  ☆17Updated 3 years ago
• CESNET / sphinx-vhdl
  ☆24Updated 6 months ago
• abs-tudelft / vhdeps
  VHDL dependency analyzer
  ☆24Updated 5 years ago
• albaEDA / Nirah
  Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…
  ☆12Updated 6 years ago
• mattvenn / logLUTs
  Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
  ☆22Updated 2 years ago
• hdl / constraints
  Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards
  ☆45Updated this week
• growly / bfg
  An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics
  ☆11Updated last week