Alternatives and similar repositories for Oxygen-Not-Included-Mods

Users that are interested in Oxygen-Not-Included-Mods are comparing it to the libraries listed below

• ydnatag / nmigen-cocotb
  cocotb extension for nMigen
  ☆17Updated 3 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated 2 years ago
• nmi-leipzig / sim-x-pll
  Verilog based simulation modell for 7 Series PLL
  ☆16Updated 5 years ago
• jonpry / Pill
  Skill language interpreter
  ☆66Updated 4 years ago
• byuccl / bfat
  Bitstream Fault Analysis Tool
  ☆14Updated 2 years ago
• wavedrom / zoom
  🔍 Zoomable Waveform viewer for the Web
  ☆43Updated 4 years ago
• wware / myblaze
  MyBlaze is a synthesizable clone of the MicroBlaze Soft Processor written in MyHDL (http://www.myhdl.org). It started as a translation of…
  ☆17Updated 12 years ago
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆45Updated 3 years ago
• AsFigo / svck
  ☆14Updated last month
• rohitk-singh / usb-device
  USB 2.0 Device IP core using Migen with out-of-box AXI Slave Interface
  ☆12Updated 7 years ago
• Coloquinte / moosic-yosys-plugin
  Yosys plugin for logic locking and supply-chain security
  ☆22Updated 3 months ago
• amaranth-lang / amaranth-soc
  System on Chip toolkit for Amaranth HDL
  ☆92Updated 9 months ago
• suoto / hdl_string_format
  VHDL package to provide C-like string formatting
  ☆15Updated 3 years ago
• abs-tudelft / vhdeps
  VHDL dependency analyzer
  ☆23Updated 5 years ago
• VHDL / VHDLDomain
  A Sphinx domain providing VHDL language support.
  ☆21Updated last year
• rggen / rggen-vhdl
  VHDL plugin for RgGen
  ☆12Updated last month
• SpinalHDL / CocotbLib
  ☆17Updated last week
• daveshah1 / flow-examples
  Misc open FPGA flow examples
  ☆8Updated 5 years ago
• efabless / caravel_board
  ☆36Updated 8 months ago
• ducky64 / chisualizer
  Block-diagram style digital logic visualizer
  ☆23Updated 9 years ago
• MorrisMA / MiniCPU-S
  Minimal FPGA Processor Core for Stack-based CPU for CPLDs Using Bit-Serial Architecture
  ☆15Updated 11 years ago
• hgomersall / Ovenbird
  A tool for merging the MyHDL workflow with Vivado
  ☆20Updated 5 years ago
• knielsen / ice40_viewer
  ☆61Updated last year
• amaranth-lang / amaranth-yosys
  WebAssembly-based Yosys distribution for Amaranth HDL
  ☆27Updated last month
• bpadalino / vhdl-format
  VHDL String Formatting Library
  ☆25Updated last year
• mattvenn / instrumented_adder
  Instrumenting adders to measure speed
  ☆13Updated 3 years ago
• mattvenn / logLUTs
  Tool to parse yosys and nextpnr logfiles to then plot LUT, flip-flop and maximum frequency stats as your project progresses.
  ☆21Updated last year
• nobodywasishere / vhdlref
  A usable language reference for VHDL that is concise, direct, and easy to understand.
  ☆25Updated last year
• xlsynth / bedrock-rtl
  High quality and composable RTL libraries in SystemVerilog
  ☆25Updated this week
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆21Updated 2 years ago