Alternatives and similar repositories for Oxygen-Not-Included-Mods

Users that are interested in Oxygen-Not-Included-Mods are comparing it to the libraries listed below

• SpinalHDL / CocotbLib
  ☆18Updated 6 months ago
• CESNET / sphinx-vhdl
  ☆24Updated 9 months ago
• aki-art / ONI-Mods
  Mods for Oxygen Not Included by Klei
  ☆35Updated 2 months ago
• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆32Updated 2 years ago
• verilator / verilator_ext_tests
  Extended and external tests for Verilator testing
  ☆17Updated this week
• verilog-to-routing / libsdcparse
  ☆12Updated 2 weeks ago
• rggen / rggen-vhdl
  VHDL plugin for RgGen
  ☆15Updated 3 weeks ago
• fgc0109 / OxygenNotIncludedDev
  OxygenNotIncluded Tools And Mods
  ☆14Updated 3 years ago
• ben-marshall / verilog-doc
  A basic documentation generator for Verilog, similar to Doxygen.
  ☆13Updated 9 years ago
• edaa-org / pyEDAA.Reports
  Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.
  ☆14Updated last week
• suoto / hdl_string_format
  VHDL package to provide C-like string formatting
  ☆15Updated 3 years ago
• ducky64 / chisualizer
  Block-diagram style digital logic visualizer
  ☆23Updated 10 years ago
• SLink-Protocol / S-Link
  An Open Source Link Protocol and Controller
  ☆27Updated 4 years ago
• AsFigo / svck
  ☆14Updated 8 months ago
• albaEDA / Nirah
  Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…
  ☆12Updated 6 years ago
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆24Updated 2 years ago
• StanfordAHA / CGRAFlow
  Integration test for entire CGRA flow
  ☆12Updated 6 years ago
• eine / hwd-ide
  ☆20Updated 5 years ago
• SymbiFlow / sphinx-verilog-domain
  Sphinx domain to allow integration of Verilog / SystemVerilog documentation into Sphinx.
  ☆26Updated 4 years ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0
  9 track standard cells for GF180MCU provided by GlobalFoundries.
  ☆18Updated 3 years ago
• nmi-leipzig / sim-x-pll
  Verilog based simulation modell for 7 Series PLL
  ☆17Updated 5 years ago
• TerosTechnology / colibri
  ☆17Updated 2 years ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆35Updated 2 months ago
• hgomersall / Veriutils
  Verification Utilities for MyHDL
  ☆17Updated 2 years ago
• semify-eda / fstdumper
  Verilog VPI module to dump FST (Fast Signal Trace) databases
  ☆19Updated 2 years ago
• hdl / pyHDLParser
  Simple Python parser for extracting HDL (VHDL or Verilog) documentation
  ☆23Updated last year
• hdl / symbolator
  Generate symbols from HDL components/modules
  ☆22Updated 2 years ago
• romen-h / kanim-explorer
  A tool for viewing and modifying Oxygen Not Included's .kanim file format.
  ☆19Updated this week
• GuzTech / vivado-picorv32
  A Vivado IP package of the PicoRV32 RISC-V processor
  ☆15Updated 5 years ago
• VHDL / VHDLDomain
  A Sphinx domain providing VHDL language support.
  ☆20Updated 2 years ago