Alternatives and similar repositories for Oxygen-Not-Included-Mods

Users that are interested in Oxygen-Not-Included-Mods are comparing it to the libraries listed below

• sifferman / sky130_schematics
  Verified visual schematics for all SKY130 Cells
  ☆11Updated 7 months ago
• AsFigo / svck
  ☆14Updated 7 months ago
• byuccl / bfat
  Bitstream Fault Analysis Tool
  ☆15Updated 2 years ago
• mattvenn / logo-to-gds2
  ☆18Updated 3 years ago
• albaEDA / Nirah
  Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…
  ☆12Updated 6 years ago
• qmn / pershing
  An automatic place-and-route tool for Minecraft redstone circuits
  ☆25Updated 9 years ago
• growly / bfg
  An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics
  ☆13Updated this week
• google / globalfoundries-pdks
  Index of the fully open source process design kits (PDKs) maintained by Google for GlobalFoundries technologies.
  ☆51Updated 3 years ago
• Paebbels / JSON-for-VHDL
  A JSON library implemented in VHDL.
  ☆81Updated 3 weeks ago
• antmicro / usb-test-suite-cocotb-usb
  ☆10Updated 4 years ago
• jonpry / Pill
  Skill language interpreter
  ☆72Updated 5 years ago
• RTimothyEdwards / irsim
  IRSIM switch-level simulator for digital circuits
  ☆35Updated last month
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆49Updated 3 years ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated 5 months ago
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆23Updated 2 years ago
• VHDL / VHDLDomain
  A Sphinx domain providing VHDL language support.
  ☆20Updated 2 years ago
• vsdip / vsdStdCellCharacterizer_sky130
  ☆20Updated 4 years ago
• ydnatag / nmigen-cocotb
  cocotb extension for nMigen
  ☆17Updated 3 years ago
• Coloquinte / moosic-yosys-plugin
  Yosys plugin for logic locking and supply-chain security
  ☆23Updated 9 months ago
• semify-eda / go.debug
  Ease the Life of Verification Engineers by helping them to analyze and understand failing simulation faster
  ☆11Updated 4 years ago
• adbrant / zuma-fpga
  Fine Grain FPGA Overlay Architecture and Tools
  ☆28Updated 4 years ago
• SLink-Protocol / S-Link
  An Open Source Link Protocol and Controller
  ☆27Updated 4 years ago
• iic-jku / SKY130_SAR-ADC1
  Fully-differential asynchronous non-binary 12-bit SAR-ADC in SKY130, free to re-use under Apache-2.0 license
  ☆50Updated 9 months ago
• fossi-foundation / fossi-foundation.github.io
  FOSSi Foundation Website
  ☆18Updated last year
• jameshanlon / netlist-paths
  A library and command-line tool for querying a Verilog netlist.
  ☆29Updated 3 years ago
• ZipCPU / dbgbus
  A collection of debugging busses developed and presented at zipcpu.com
  ☆42Updated last year
• snishizawa / asap7_snps
  Supplemental technology files for ASAP7 PDK with Synopsys design flow
  ☆20Updated 2 years ago
• iic-jku / IIC-RALF
  Reinforcement learning assisted analog layout design flow.
  ☆32Updated last year
• suoto / hdl_string_format
  VHDL package to provide C-like string formatting
  ☆15Updated 3 years ago
• a2k-hanlon / linter-veriloghdl
  Atom linter for Verilog/SystemVerilog, using Icarus Verilog, Slang, Verible or Verilator.
  ☆10Updated 2 years ago