Versepelles / Oxygen-Not-Included-ModsLinks
Mods for Oxygen Not Included
☆15Updated 4 years ago
Alternatives and similar repositories for Oxygen-Not-Included-Mods
Users that are interested in Oxygen-Not-Included-Mods are comparing it to the libraries listed below
Sorting:
- A tool for viewing and modifying Oxygen Not Included's .kanim file format.☆18Updated 5 months ago
- VHDL plugin for RgGen☆13Updated 2 weeks ago
- ☆14Updated 5 months ago
- Generate symbols from HDL components/modules☆21Updated 2 years ago
- cocotb extension for nMigen☆17Updated 3 years ago
- ☆18Updated 4 months ago
- KLayout technology files for ASAP7 FinFET educational process☆23Updated 2 years ago
- Simple Python parser for extracting HDL (VHDL or Verilog) documentation☆22Updated last year
- VHDL package to provide C-like string formatting☆15Updated 3 years ago
- ☆18Updated 2 years ago
- Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…☆12Updated 6 years ago
- A Just-In-Time Compiler for Verilog from VMware Research☆22Updated 4 years ago
- Verilog based simulation modell for 7 Series PLL☆17Updated 5 years ago
- Yosys plugin for logic locking and supply-chain security☆22Updated 7 months ago
- Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.☆14Updated last week
- Mods for Oxygen Not Included by Klei☆34Updated this week
- An alternative PnR system, or at least an attempt to get it running on Ubuntu 18.04.☆10Updated 7 years ago
- Specification of the Wishbone SoC Interconnect Architecture☆48Updated 3 years ago
- 9 track standard cells for GF180MCU provided by GlobalFoundries.☆18Updated 2 years ago
- A linux'ish build system for System on Chip designs, based on GHDL☆12Updated 11 months ago
- VHDLproc is a VHDL preprocessor☆24Updated 3 years ago
- VHDL String Formatting Library☆25Updated last year
- Bitstream Fault Analysis Tool☆15Updated 2 years ago
- 🕒 Static Timing Analysis diagram renderer☆13Updated last year
- ☆24Updated 7 months ago
- Fine Grain FPGA Overlay Architecture and Tools☆28Updated 4 years ago
- VHDL related news.☆27Updated this week
- Repo to help explain the different options users have for packaging.☆18Updated 3 years ago
- A reconfigurable logic circuit made of identical rotatable tiles.☆23Updated 4 years ago
- An Open-Source Silicon Compiler for Reduced-Complexity Reconfigurable Fabrics☆13Updated last month