Alternatives and similar repositories for Oxygen-Not-Included-Mods

Users that are interested in Oxygen-Not-Included-Mods are comparing it to the libraries listed below

• alemuller / tree-sitter-vhdl
  VHDL grammar for tree-sitter
  ☆31Updated last year
• rggen / rggen-vhdl
  VHDL plugin for RgGen
  ☆12Updated 2 weeks ago
• drom / logidrom
  Digital Circuit rendering engine
  ☆39Updated last month
• drom / sta
  🕒 Static Timing Analysis diagram renderer
  ☆13Updated last year
• nmi-leipzig / sim-x-pll
  Verilog based simulation modell for 7 Series PLL
  ☆16Updated 5 years ago
• Nic30 / sphinx-hwt
  Sphinx extension for visual documentation of hardware written in HWT
  ☆11Updated 2 months ago
• edaa-org / pyEDAA.Reports
  Proposal to define an XML-based logging format for outputs from EDA tools and logging libraries.
  ☆14Updated last week
• bpadalino / vhdl-format
  VHDL String Formatting Library
  ☆25Updated last year
• VHDL / VHDLDomain
  A Sphinx domain providing VHDL language support.
  ☆21Updated last year
• ydnatag / nmigen-cocotb
  cocotb extension for nMigen
  ☆17Updated 3 years ago
• CESNET / sphinx-vhdl
  ☆23Updated 4 months ago
• tmeissner / formal_hw_verification
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆42Updated last year
• nobodywasishere / VHDLproc
  VHDLproc is a VHDL preprocessor
  ☆24Updated 3 years ago
• suoto / hdl_string_format
  VHDL package to provide C-like string formatting
  ☆15Updated 3 years ago
• SpinalHDL / CocotbLib
  ☆17Updated last month
• fossi-foundation / wishbone
  Specification of the Wishbone SoC Interconnect Architecture
  ☆45Updated 3 years ago
• xlsynth / bedrock-rtl
  High quality and composable RTL libraries in SystemVerilog
  ☆26Updated this week
• wavedrom / zoom
  🔍 Zoomable Waveform viewer for the Web
  ☆43Updated 4 years ago
• AsFigo / svck
  ☆14Updated 3 months ago
• VHDL / Compliance-Tests
  Tests to evaluate the support of VHDL 2008 and VHDL 2019 features
  ☆31Updated 7 months ago
• byuccl / bfat
  Bitstream Fault Analysis Tool
  ☆14Updated 2 years ago
• asinghani / sky130-chip-vis
  Gate-level visualization generator for SKY130-based chip designs.
  ☆21Updated 4 years ago
• verilog-to-routing / libsdcparse
  ☆12Updated 5 years ago
• eine / hwd-ide
  ☆20Updated 5 years ago
• albaEDA / Nirah
  Nirah is a project aimed at automatically wrapping verilator C++ models in python in order for high level, extendable control and verific…
  ☆12Updated 6 years ago
• hdl / constraints
  Constraint files for Hardware Description Language (HDL) designs targeting FPGA boards
  ☆45Updated this week
• laurentc2 / ASAP7_for_KLayout
  KLayout technology files for ASAP7 FinFET educational process
  ☆21Updated 2 years ago
• Kenny2github / V2MC
  Synthesize Verilog to Minecraft redstone
  ☆16Updated 9 months ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 8 years ago
• google / globalfoundries-pdk-libs-gf180mcu_fd_sc_mcu9t5v0
  9 track standard cells for GF180MCU provided by GlobalFoundries.
  ☆18Updated 2 years ago