MobinaMhr / Computer-Architecture-Course-Projects-S2023

A Verilog-based implementation of Depth-First Search (DFS) algorithm and RISC-V processor. The RISC-V processor is uniquely crafted in three distinct architectures, namely Single-Cycle, Multi-Cycle, and Pipeline.
14Updated last year

Related projects

Alternatives and complementary repositories for Computer-Architecture-Course-Projects-S2023