Alternatives and similar repositories for Basys2-Verilog-E-Piano

Users that are interested in Basys2-Verilog-E-Piano are comparing it to the libraries listed below

• Mionger / mp3-player
  MP3 Player developed on FPGA(DIGILENT NEXYS 4 DDR)
  ☆17Updated 6 years ago
• takeshineshiro / fpga_fibre_scan
  本信号处理板主要由FPGA芯片和CYUSB3.0 芯片组成,其中FPGA模块主要完成与相关外设的交互，CYUSB3.0主要完成协议数据的传输。 2.2.1 FPGA模块 处理流程： 1. 链路初始化： 在上位机完成USB固件的下载，并读取…
  ☆27Updated 9 years ago
• ruanshihai / CPU
  Verilog实现的简单五级流水线CPU，开发平台：Nexys3
  ☆40Updated 9 years ago
• Yongxiang-Guo / Verilog_spi_flash
  SPI通信实现FLASH读写
  ☆14Updated 5 years ago
• gongjianbo / VisualSort
  使用Qt制作的排序可视化Demo
  ☆12Updated 3 years ago
• JeremyJiWZ / FPGA
  computer hardware system including ps2/vga with tank war game in verilog and mips
  ☆20Updated 9 years ago
• eleven-3 / fft_verilog
  使用verilog实现流水线 FFT
  ☆14Updated 11 months ago
• Starfurye / qt_usb_video
  激光血液图像处理系统上位机软件设计
  ☆10Updated 5 years ago
• DeamonYang / FPGA_SDR
  软件无线电，使用FPGA进行正交解调。
  ☆22Updated 6 years ago
• PrimeMHD / FPGA_ThreeLevelStorage
  【原创，已被编入官方教材】Three-level storage subsystem(SD+DDR2 SDRAM+Cache), based on Nexys4 FPGA board. 同济大学计算机系统结构课程设计，FPGA三级存储子系统。
  ☆115Updated 4 years ago
• whik / cortex_m3_on_xc7a100t
  ☆19Updated 3 years ago
• LeeQueue513 / Shanghai-subway-system
  使用Qt实现的一个图形化上海地铁换乘系统，支持查询两地铁站之间的最短路径和最少换乘路径，支持自主添加线路、站点等等。
  ☆20Updated 3 years ago
• srimanthtenneti / SOC-Design-ARM-M0
  This is a repo containing ARM-Cortex-M0 based SOC designs implemented on the Nexus-4-DDR , Nexus-4 and the ARTY - A7 FPGA platforms.
  ☆11Updated last year
• freecores / turbo8051
  turbo 8051
  ☆29Updated 7 years ago
• DOUDIU / AXIS-AXI4-AXIS
  This project is designed to delay the output of the video stream in AXI-STREAM format.
  ☆11Updated 11 months ago
• suisuisi / FPGAandGames
  FPGA实现各种小游戏，学习并快乐着
  ☆74Updated 3 years ago
• WangXuan95 / FPGA-QOI
  An FPGA-based QOI image compressor and decompressor in Verilog. 基于FPGA的QOI图像压缩器和解压器。
  ☆29Updated 9 months ago
• baochuquan / RISCV-MMU
  ☆14Updated 7 years ago
• ultraembedded / core_spiflash
  SPI-Flash XIP Interface (Verilog)
  ☆38Updated 3 years ago
• ultraembedded / core_usb_sniffer
  USB capture IP
  ☆21Updated 5 years ago
• s94285 / SPICE
  A LTSPICE like circuit simulation software, base on Qt
  ☆27Updated 5 years ago
• lllbbbyyy / FPGA-OV2640
  This project uses verilog to implement interaction with OV2640 camera, Bluetooth slave module and VGA display on FPGA.
  ☆55Updated 4 years ago
• maxs-well / USB_Ctrl
  USB2.0 Verilog
  ☆17Updated 6 years ago
• freecores / oc54x
  OpenCores54x DSP
  ☆9Updated 10 years ago
• JackHCC / Digital-Integrated-Circuit-Design
  北京大学数字集成电路设计课程作业—FPGA设计【Assignment of digital integrated circuit design course of Peking University】
  ☆37Updated 3 years ago
• freecores / usbhostslave
  USB 1.1 Host and Function IP core
  ☆23Updated 10 years ago
• risclite / ARM9-compatible-soft-CPU-core
  This ARMv4-compatible CPU core is written in synthesiable verilog.It could launch uCLinux and Linux in MODELSIM. It has high Dhrystone be…
  ☆88Updated 4 years ago
• dlitz / openmsp430
  openMSP430 CPU core (from OpenCores)
  ☆22Updated 2 years ago
• BigPig-Bro / Gowin
  【例程】国产高云FPGA 开发板及其工程
  ☆28Updated 8 months ago
• ganyunhan / DUAL-OV5640-for-GOWIN
  A dual-camera based on OminiVison 5460 for GoWin GW2A-55K Combat Board
  ☆33Updated 3 years ago