☆18Dec 6, 2025Updated 3 months ago
Alternatives and similar repositories for postinstall
Users that are interested in postinstall are comparing it to the libraries listed below
Sorting:
- A giant Bash script that builds Linux From Scratch☆12Nov 4, 2024Updated last year
- ☆20Feb 25, 2026Updated last week
- SystemVerilog file list pruner☆16Updated this week
- ☆14Feb 23, 2026Updated last week
- ☆17Dec 25, 2024Updated last year
- Wokwi-example how the display is initialised for different boards☆12Mar 13, 2023Updated 2 years ago
- whatever it means☆15Feb 27, 2026Updated last week
- Esp32 code to run deej with just 2 rotary encoders☆13Dec 23, 2024Updated last year
- This is a Weather CLI application written in Rust☆11Mar 10, 2024Updated last year
- An Open-Source ASIC Design Template for the SG13G2 IHP Open-PDK.☆17Feb 20, 2026Updated 2 weeks ago
- PULP C910, a superscalar out-of-order RISC-V core adapted from T-Head's openC910 (Alibaba Group) and integrated into the PULP ecosystem w…☆15Jun 11, 2025Updated 8 months ago
- Edge TPU object detection on Raspberry Pi with Coral USB Accelerator by integrating TensorFlow Lite C++ API and Qt/QML☆10Jun 24, 2019Updated 6 years ago
- Parametrized RTL benchmark suite☆24Feb 6, 2026Updated last month
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆14Dec 22, 2025Updated 2 months ago
- Repository containing ULX3S blink LED binaries☆13May 16, 2022Updated 3 years ago
- Static timing analysis (STA) is a method of validating the timing performance of a design by checking all possible paths for timing viola…☆17Oct 4, 2022Updated 3 years ago
- ☆15Apr 13, 2025Updated 10 months ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated 11 months ago
- Self-contained RTL to GDS flow for simple chip designs☆61Jan 27, 2026Updated last month
- Personal LFS Repository for my OS☆12Feb 23, 2026Updated last week
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 2 years ago
- Processor support packages☆19Feb 2, 2021Updated 5 years ago
- Links to the RVfpga materials developed by Imagination Technologies, and recent additions on teaching materials and experiences, papers, …☆27Feb 12, 2026Updated 3 weeks ago
- A three-layer LIF neuron SNN accelerator. The first layer is the input layer and has 784 neurons, that receive the encoded spikes. The se…☆15Sep 9, 2023Updated 2 years ago
- A Linux Distro tucanalinux.org☆20Jan 8, 2026Updated last month
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆22Feb 25, 2026Updated last week
- Track how multiple objects of type(s) you specify are moving through the field of vision.☆22Aug 16, 2020Updated 5 years ago
- Repository containing code, documentation and other about my master's degree thesis about an aerodynamic roll control system for model ro…☆30Dec 3, 2024Updated last year
- A web-based graphical simulator of a simple 32-bit, single-cycle implementation of RISC-V☆26Mar 16, 2025Updated 11 months ago
- This repository contains Design files for Various Base board Designed for Avnet Zynq Ultrascale+ FPGA SOC☆25Jun 21, 2025Updated 8 months ago
- This is the fork of CVA6 intended for PULP development.☆22Feb 24, 2026Updated last week
- Open-source PDK version manager☆40Nov 25, 2025Updated 3 months ago
- A highly-configurable RISC-V Core☆32Dec 27, 2025Updated 2 months ago
- Administrative repository for the Integrated Matrix Extension Task Group☆33Dec 15, 2025Updated 2 months ago
- RISCV CPU implementation in SystemVerilog☆32Oct 1, 2025Updated 5 months ago
- CMake based hardware build system☆35Feb 27, 2026Updated last week
- A tiny RISC-V instruction decoder and instruction set simulator☆35Oct 24, 2025Updated 4 months ago
- ☆31Feb 27, 2026Updated last week
- jhalfs mirror☆22Mar 9, 2021Updated 4 years ago