☆19Oct 12, 2026Updated this week
Alternatives and similar repositories for postinstall
Users that are interested in postinstall are comparing it to the libraries listed below. We may earn a commission when you buy through links labeled 'Ad' on this page.
Sorting:
- Wokwi-example how the display is initialised for different boards☆12Mar 13, 2023Updated 3 years ago
- Repository containing ULX3S blink LED binaries☆16May 16, 2022Updated 4 years ago
- Edge TPU object detection on Raspberry Pi with Coral USB Accelerator by integrating TensorFlow Lite C++ API and Qt/QML☆11Jun 24, 2019Updated 7 years ago
- A giant Bash script that builds Linux From Scratch☆12Nov 4, 2024Updated last year
- This is a Weather CLI application written in Rust☆12Mar 10, 2024Updated 2 years ago
- Deploy on Railway without the complexity - Free Credits Offer • AdConnect your repo and Railway handles the rest with instant previews. Quickly provision container image services, databases, and storage volumes.
- Esp32 code to run deej with just 2 rotary encoders☆14Dec 23, 2024Updated last year
- ☆15Apr 13, 2025Updated last year
- List of several designs I have been working through the years to avoid re-designing it again☆16Jun 17, 2024Updated 2 years ago
- FA4-based Relative Attention Kernel developed by TML and Colfax☆18Sep 11, 2026Updated last month
- IOb_SoC version of the Picorv32 RISC-V Verilog IP core☆15Sep 21, 2026Updated 3 weeks ago
- A tiny FABulous FPGA for TTIHP26a☆15Apr 9, 2026Updated 6 months ago
- ☆22Sep 23, 2026Updated 3 weeks ago
- AHB-Lite based SoC for IBEX/SWERV/VEXRISC/...☆13Mar 28, 2025Updated last year
- ☆23Sep 28, 2026Updated 2 weeks ago
- Managed Kubernetes at scale on DigitalOcean • AdDigitalOcean Kubernetes includes the control plane, bandwidth allowance, container registry, automatic updates, and more for free.
- A framework for ysyx flow☆14Oct 31, 2024Updated last year
- ☆16Oct 5, 2026Updated last week
- ☆22May 8, 2025Updated last year
- 新生入学必读材料☆20Updated this week
- Testfield: T593☆15Apr 27, 2026Updated 5 months ago
- The SoC for the introduction to chip design course spring 2026☆20May 22, 2026Updated 4 months ago
- Agile Hardware Design Course☆32Updated this week
- 1G‑style Ethernet PHY PCS block in Sky130 using OpenLane☆18Feb 15, 2026Updated 8 months ago
- Repository of files associated with the webinar on analog layout using magic and klayout with Matt Venn.☆17Apr 13, 2023Updated 3 years ago
- AI Agents on DigitalOcean Gradient AI Platform • AdBuild production-ready AI agents using customizable tools or access multiple LLMs through a single endpoint. Create custom knowledge bases or connect external data.
- This repository contains a RISC-V System-on-Chip (SoC) design files implemented in SystemVerilog☆21Feb 9, 2025Updated last year
- Open source FPGA-based NIC and platform for in-network compute☆18May 22, 2024Updated 2 years ago
- An open-source, JEDEC JESD270-4A-compliant HBM4 memory subsystem (controller + PHY-shim + DFT + RAS + security wrapper) tightly coupled t…☆27Jun 14, 2026Updated 4 months ago
- A Chip Design Automation Solution with Open Source EDA Tools.☆32Updated this week
- Personal LFS Repository for my OS☆12Oct 9, 2026Updated last week
- SystemVerilog file list pruner☆19Sep 14, 2026Updated last month
- UNICCASS-ICDESIGN-TOOLS is a Docker image that provides a pre-configured environment with essential tools for the design and verification…☆17Updated this week
- ☆17Dec 25, 2024Updated last year
- Open Agentic Design Automation - The open agent interface for EDA: Agent–EDA Contract☆27Aug 12, 2026Updated 2 months ago
- 1-Click AI Models by DigitalOcean Gradient • AdDeploy popular AI models on DigitalOcean Gradient GPU virtual machines with just a single click. Zero configuration with optimized deployments.
- ☆19Nov 24, 2025Updated 10 months ago
- HeiChips 2025 LibreLane Workshop☆18Aug 25, 2025Updated last year
- A Linux Distro tucanalinux.org☆18Jan 8, 2026Updated 9 months ago
- PyCacheGen: A Highly Configurable Open-Source Generator for Synthesizable Caches☆18Dec 14, 2025Updated 10 months ago
- ULX3S Quick Start☆24Oct 8, 2020Updated 6 years ago
- RISC-V processor with CPI=1 (every single instruction executed in a single clock cycle).☆23Oct 2, 2026Updated 2 weeks ago
- LibreLane full-chip flow template for IHP SG13G2 OpenPDK☆25Sep 21, 2026Updated 3 weeks ago