Jonarck / Some-Tiny-Course-Projects-in-SEUView external linksLinks
东南大学计软智(主要是东南大学人工智能学院)-部分课程项目与实验 Part of the course experiment in SEU AI. Include: Computer Graphics - Knowledge Engineering - Network and Information Security - Signals& Systems - Automated Planning - Probabilistic Graphical Model - Embedded System Design - Game Theory - Multi-agent System - Computer Vision - NLP - Mathematical Modeling
☆16Jul 3, 2024Updated last year
Alternatives and similar repositories for Some-Tiny-Course-Projects-in-SEU
Users that are interested in Some-Tiny-Course-Projects-in-SEU are comparing it to the libraries listed below
Sorting:
- 东南大学计软智部分课程作业。你的时间值得更有价值的事。☆159Jun 7, 2025Updated 8 months ago
- 东南大学机器人战队无人机工程☆11Sep 26, 2020Updated 5 years ago
- Computer Graphics Experiment by WebGL / 东南大学《计算机图形学》实验☆13Nov 8, 2024Updated last year
- 基于 skyzh/chicv 制作的简易中文 typst 简历模板 - CV template in Chinese based on skyzh/chicv☆20Oct 12, 2024Updated last year
- ☆11May 31, 2016Updated 9 years ago
- RBNR☆16Feb 7, 2026Updated last week
- 哈基米加密器,让你的文字全部变成哈基米!☆45Jul 29, 2025Updated 6 months ago
- LaTeX Template for Southeast University Machine Learning Assignment☆31Apr 15, 2022Updated 3 years ago
- a scaleable ring topology network on chip (NoC) implemented in BSV☆12Oct 14, 2014Updated 11 years ago
- Automatic Verilog/SystemVerilog verification platform generation, support for one-click simulation☆12Aug 8, 2019Updated 6 years ago
- ☆12Apr 14, 2025Updated 10 months ago
- 通过《西游记》形成西游记内人物之间的关系图谱。含有整理的西游记人物关系三元组(东南大学python选修课大作业)☆11Oct 2, 2024Updated last year
- 一个开源的基于stm32的磁悬浮项目☆15Nov 21, 2023Updated 2 years ago
- ☆10Aug 15, 2019Updated 6 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆13Dec 29, 2016Updated 9 years ago
- Python tools for processing Verilog files☆10Dec 7, 2011Updated 14 years ago
- wifi☆12Jun 13, 2017Updated 8 years ago
- UVM clock agent which frequency, duty cycle can be configured, clock slow and gating function are also available☆10Aug 24, 2020Updated 5 years ago
- An adaptive filter was designed that can update its weights according to the application needed (lowpass, highpass or bandpass) using the…☆12Jan 3, 2019Updated 7 years ago
- Generate SystemVerilog/UVM block level testbench setup with python script☆10Oct 3, 2017Updated 8 years ago
- 200W 铝基板加热台控制器,具备PID控制,PWM输出,卡尔曼滤波☆11Oct 30, 2022Updated 3 years ago
- A CSS3 Overlay system for modal dialogs.☆66Dec 16, 2010Updated 15 years ago
- Verilog-Based-NoC-Simulator☆10May 4, 2016Updated 9 years ago
- Clock Domain Crossing Design(use MCP formulation without feedback)基于MCP不带反馈的跨时钟域设计☆12Jan 3, 2020Updated 6 years ago
- 使用verilog编写sdram控制器☆12Jun 22, 2019Updated 6 years ago
- Hardware implementation of a Fixed Point Recursive Forward and Inverse FFT algorithm☆16Mar 3, 2018Updated 7 years ago
- Verilog and matlab implementation of tanh using Cordic algorithm☆11Jun 5, 2020Updated 5 years ago
- Calling a python function from SV, then have this python function call SV tasks. Useful for coding register sequences in python☆11Sep 23, 2022Updated 3 years ago
- Cross-GCN: Enhancing Graph Convolutional Network with k-Order Feature Interactions☆12Mar 26, 2020Updated 5 years ago
- ☆17Nov 25, 2017Updated 8 years ago
- 环形、圆形动画展示数据☆10Apr 13, 2016Updated 9 years ago
- A Formalization of TeX in Coq☆11Feb 27, 2022Updated 3 years ago
- 更纯粹、更高压缩率的Tokenizer in Rust