moleike / slos

Related projects ⓘ

Alternatives and complementary repositories for slos

• shenyaming / riscv-fpga
  Share JTAG chain within RISCV core and Xilinx FPGA.
  ☆9Updated 5 years ago
• VCTLabs / devmem2
  Program to read/write from/to any location in memory (from lartware)
  ☆34Updated 2 years ago
• n-aizu / freertos-multicore
  FreeRTOS Multicore for the Cortex-M3(Ducati) on Pandaboard
  ☆23Updated 11 years ago
• abcamus / Designware-UHD3
  ☆11Updated last year
• embecosm / riscv-gdbserver
  GDB Server for interacting with RISC-V models, boards and FPGAs
  ☆20Updated 5 years ago
• 32bitmicro / newlib-nano-2
  ☆32Updated 10 years ago
• BBN-Q / PCIe-FPGA
  Linux kernel driver for memory mapped PCIe - FPGA communication.
  ☆78Updated 10 years ago
• altera-opensource / u-boot-socfpga
  Official Intel SOCFPGA U-Boot repository. Note: (1) A "RC" labeled branch is for internal active development use and customer early acces…
  ☆102Updated last week
• MrVegetab1e / ethernet_switch
  An ethernet_switch prj for FPGA. Based on xilinx artix-7 FPGA.
  ☆0Updated 4 months ago
• Galland / LEON2
  LEON2 SPARC CPU IP core LGPL by Gaisler Research
  ☆18Updated 11 years ago
• ARM-software / coresight-wire-protocol
  Coresight Wire Protocol (CSWP) Server/Client and streaming trace examples.
  ☆25Updated 4 months ago
• topic-embedded-products / kernel-module-vdmafb
  VDMA framebuffer driver for LVDS display
  ☆15Updated 7 years ago
• rbarzic / nanorv32
  A small 32-bit implementation of the RISC-V architecture
  ☆32Updated 4 years ago
• ilg-deprecated / riscv-none-gcc-build
  DEPRECATED! -> Project moved to xPack Dev Tools ->
  ☆6Updated 5 years ago
• Virus-V / SmartOCD
  Smart On-Chip Debugger
  ☆22Updated last year
• bohanw / jpeg_comp_verilog
  JPEG Compression RTL implementation
  ☆9Updated 7 years ago
• DragonL / YAC6xSim
  Yet another implementation of TI C6x DSP simulator
  ☆11Updated 10 years ago
• DeamonYang / FPGA_SDR
  软件无线电，使用FPGA进行正交解调。
  ☆18Updated 5 years ago
• Xilinx / open-amp
  ☆21Updated last week
• Jefferyy-Peng / AXI_DMA_CONTROLLER
  ☆11Updated last year
• antmicro / openssd-nvme
  ☆13Updated 3 years ago
• freecores / nova
  H.264/AVC Baseline Decoder
  ☆15Updated 10 years ago
• jlublin / xvcd_server
  Xilinx Virtual Cable server written in python connecting Xilinx with different JTAG adapters
  ☆11Updated 10 years ago
• freecores / turbo8051
  turbo 8051
  ☆28Updated 7 years ago
• richwcahill / fpga_pcie_linux_driver
  Simple Linux driver for an Arria 10 FPGA with PCIe
  ☆11Updated 7 years ago
• codyps / wimax_ofdm
  Partial Verilog implimentation of a WiMAX OFDM Phy
  ☆17Updated 12 years ago
• mcrl / NVMe
  ☆23Updated 11 months ago
• Wissance / QuickSPI
  Two Verilog SPI module implementations (hard and soft) with advanced options and AXI Full Interface
  ☆20Updated 7 years ago
• Micro-Studios / Xilinx-GPIO-Interrupt
  It is a GPIO interrupt example for xilinx ZYNQ FPGA.
  ☆13Updated 10 years ago
• kaito0422 / Nexy4-DDR-ARM-Cortex-M3-system-for-ARM-core-
  给定ARM Cortex-M3的软核，扩展周围的AMBA总线以及基本外设，完成在上面的汇编以及C语言的执行
  ☆15Updated 5 years ago