Chair-for-Security-Engineering / AGEMALinks
Automated Generation of Masked Hardware
☆18Updated last year
Alternatives and similar repositories for AGEMA
Users that are interested in AGEMA are comparing it to the libraries listed below
Sorting:
- A list of VHDL codes implementing cryptographic algorithms☆27Updated 3 years ago
- CocoAlma is an execution-aware tool for formal verification of masked implementations☆22Updated 8 months ago
- Verilog Hardware Design of Ascon☆22Updated last week
- SILVER - Statistical Independence and Leakage Verification☆14Updated 2 years ago
- High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.☆54Updated 2 years ago
- VexRiscv reference platforms for the pqriscv project☆16Updated last year
- Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme☆34Updated 3 years ago
- NIST LWC Hardware Reference Implementation of Ascon v1.2☆26Updated last year
- Development Package for the Hardware API for Lightweight Cryptography☆16Updated 2 months ago
- Side-Channel Analysis Library☆90Updated 3 weeks ago
- Post-Quantum Cryptography IP Core (Crystals-Dilithium)☆28Updated this week
- VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …☆18Updated 5 years ago
- Cryptanalysis of Physically Unclonable Functions☆87Updated 11 months ago
- PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software☆40Updated this week
- ☆23Updated 5 years ago
- ☆15Updated 5 months ago
- ☆55Updated 4 years ago
- Masked Hardware AES with HPC☆13Updated 7 months ago
- The SpinalHDL design of the Proteus core, an extensible RISC-V core.☆53Updated last month
- ☆21Updated 11 months ago
- Defense/Attack PUF Library (DA PUF Library)☆50Updated 5 years ago
- FPGA implementation of a physical unclonable function for authentication☆32Updated 8 years ago
- Side-channel analysis setup for OpenTitan☆33Updated this week
- David Canright's tiny AES S-boxes☆24Updated 10 years ago
- Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats☆42Updated 2 years ago
- This is a probabilistic SAT attack tool.☆14Updated 4 years ago
- [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4☆36Updated 4 years ago
- Integer Multiplier Generator for Verilog☆23Updated last year
- This is a project in which side-channel attacks are researched and developed.☆46Updated 5 years ago
- Modular Exponentiation core written i Verilog. Supports key lengths between 32 and 8192 bits.☆17Updated 4 years ago