Chair-for-Security-Engineering / AGEMA

Related projects ⓘ

Alternatives and complementary repositories for AGEMA

• IAIK / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆21Updated last month
• scluconn / DA_PUF_Library
  Defense/Attack PUF Library (DA PUF Library)
  ☆45Updated 4 years ago
• hadipourh / CryptoHDL
  A list of VHDL codes implementing cryptographic algorithms
  ☆25Updated 2 years ago
• newaetech / sonata-pcb
  Design files and associated documentation for Sonata PCB, part of the Sunburst Project
  ☆13Updated 4 months ago
• mupq / pqriscv-vexriscv
  VexRiscv reference platforms for the pqriscv project
  ☆15Updated 8 months ago
• GMUCERG / Dilithium
  High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.
  ☆41Updated last year
• mit-ll / CEP
  The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…
  ☆60Updated last year
• stnolting / fpga_puf
  Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
  ☆125Updated 2 years ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆77Updated last week
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆42Updated last month
• aneeshkandi14 / ascon-hw-public
  ☆15Updated 4 months ago
• GMUCERG / LWC
  Development Package for the Hardware API for Lightweight Cryptography
  ☆15Updated last year
• eriksargent / PUF-lab
  FPGA implementation of a physical unclonable function for authentication
  ☆31Updated 7 years ago
• nils-wisiol / pypuf
  Cryptanalysis of Physically Unclonable Functions
  ☆78Updated 4 months ago
• vmarribas / VerMFi
  VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …
  ☆17Updated 4 years ago
• Coloquinte / moosic-yosys-plugin
  Yosys plugin for logic locking and supply-chain security
  ☆20Updated 3 months ago
• Chair-for-Security-Engineering / SILVER
  SILVER - Statistical Independence and Leakage Verification
  ☆12Updated last year
• rprimas / ascon-verilog
  Verilog Hardware Design of Ascon v1.2
  ☆19Updated this week
• Chair-for-Security-Engineering / VERICA
  ☆12Updated last month
• pulp-platform / svase
  ☆29Updated 2 months ago
• scarv / scarv
  SCARV: a side-channel hardened RISC-V platform
  ☆18Updated 3 years ago
• acmert / kyber-polmul-hw
  Hardware implementation of polynomial multiplication operation of CRYSTALS-KYBER PQC scheme
  ☆25Updated 2 years ago
• antmicro / rowhammer-tester
  ☆55Updated this week
• ascon / ascon-hardware
  NIST LWC Hardware Reference Implementation of Ascon v1.2
  ☆24Updated last year
• Secure-Embedded-Systems / Masked-AES-Implementation
  ☆21Updated 4 years ago
• xiang-rc / cfntt_ref
  ☆24Updated 3 months ago
• idea-fasoc / fasoc
  ☆52Updated last year
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆108Updated 3 weeks ago
• chipsalliance / caliptra-rtl
  HW Design Collateral for Caliptra RoT IP
  ☆76Updated this week
• andylithia / Project-Yatsuhashi-Chip1
  ☆39Updated last year