Chair-for-Security-Engineering / AGEMA

Related projects ⓘ

Alternatives and complementary repositories for AGEMA

• IAIK / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆21Updated last month
• Secure-Embedded-Systems / Masked-AES-Implementation
  ☆21Updated 4 years ago
• mupq / pqriscv-vexriscv
  VexRiscv reference platforms for the pqriscv project
  ☆15Updated 8 months ago
• GMUCERG / LWC
  Development Package for the Hardware API for Lightweight Cryptography
  ☆15Updated last year
• Chair-for-Security-Engineering / AES_masked_BRAM
  Designs of first-order SCA-secure hardware implementations of AES encryption/decryptoin dedicated to Xilinx FPGAs (using BRAM)
  ☆14Updated 3 years ago
• rprimas / ascon-verilog
  Verilog Hardware Design of Ascon v1.2
  ☆19Updated last week
• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆28Updated 2 months ago
• newaetech / sonata-pcb
  Design files and associated documentation for Sonata PCB, part of the Sunburst Project
  ☆13Updated 5 months ago
• antmicro / rowhammer-tester
  ☆55Updated last week
• hadipourh / CryptoHDL
  A list of VHDL codes implementing cryptographic algorithms
  ☆25Updated 2 years ago
• Chair-for-Security-Engineering / VERICA
  ☆12Updated 2 months ago
• GMUCERG / Dilithium
  High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.
  ☆43Updated last year
• gatelabdavis / SMTAttack
  SMT Attack
  ☆19Updated 3 years ago
• coruus / canright-aes-sboxes
  David Canright's tiny AES S-boxes
  ☆21Updated 10 years ago
• Chair-for-Security-Engineering / SILVER
  SILVER - Statistical Independence and Leakage Verification
  ☆12Updated last year
• mattvenn / gtkwave-python-filter-process
  ☆29Updated 3 years ago
• snishizawa / libretto
  Characterizer
  ☆21Updated 3 months ago
• mjosaarinen / lwaes_isa
  [HISTORICAL] A Lightweight (RISC-V) ISA Extension for AES and SM4
  ☆34Updated 3 years ago
• temelmertcan / multgen
  Integer Multiplier Generator for Verilog
  ☆17Updated last year
• stnolting / fpga_puf
  Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
  ☆125Updated 2 years ago
• epfl-vlsc / bitfiltrator
  Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats
  ☆27Updated last year
• simple-crypto / SCALib
  Side-Channel Analysis Library
  ☆74Updated 2 months ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆77Updated 2 weeks ago
• ucb-bar / sha3
  ☆76Updated 8 months ago
• mit-ll / CEP
  The Common Evaluation Platform (CEP), based on UCB's Chipyard Framework, is an SoC design that contains only license-unencumbered, freel…
  ☆60Updated last year
• VHDL / pyVHDLModel
  An abstract language model of VHDL written in Python.
  ☆50Updated this week
• gsmecher / pyxsi
  Python/C/RTL cosimulation with Xilinx's xsim simulator
  ☆64Updated 2 months ago
• flokrieger / Aloha-HE
  ☆14Updated 2 months ago
• aneeshkandi14 / ascon-hw-public
  ☆16Updated 4 months ago
• lowRISC / sonata-system
  A full micro-controller system utilizing the CHERIoT Ibex core, part of the Sunburst project funded by UKRI
  ☆29Updated this week