Alternatives and similar repositories for AGEMA:

Users that are interested in AGEMA are comparing it to the libraries listed below

• isec-tugraz / coco-alma
  CocoAlma is an execution-aware tool for formal verification of masked implementations
  ☆21Updated 7 months ago
• rprimas / ascon-verilog
  Verilog Hardware Design of Ascon
  ☆22Updated 2 weeks ago
• Chair-for-Security-Engineering / SILVER
  SILVER - Statistical Independence and Leakage Verification
  ☆14Updated 2 years ago
• hadipourh / CryptoHDL
  A list of VHDL codes implementing cryptographic algorithms
  ☆26Updated 3 years ago
• vmarribas / VerMFi
  VerMFi: Verification tool for Masked implementations and Fault injection. Set of tools to evaluate resistance of secure hardware against …
  ☆18Updated 5 years ago
• aneeshkandi14 / ascon-hw-public
  ☆21Updated 10 months ago
• YosysHQ / mcy
  Mutation Cover with Yosys (MCY)
  ☆80Updated this week
• coruus / canright-aes-sboxes
  David Canright's tiny AES S-boxes
  ☆24Updated 10 years ago
• mupq / pqriscv-vexriscv
  VexRiscv reference platforms for the pqriscv project
  ☆16Updated last year
• ascon / ascon-hardware
  NIST LWC Hardware Reference Implementation of Ascon v1.2
  ☆26Updated last year
• stnolting / fpga_puf
  Technology-agnostic Physical Unclonable Function (PUF) hardware module for any FPGA.
  ☆131Updated 2 years ago
• stnolting / neoTRNG
  🎲 A Tiny and Platform-Independent True Random Number Generator for any FPGA (and ASIC).
  ☆182Updated 3 months ago
• nils-wisiol / pypuf
  Cryptanalysis of Physically Unclonable Functions
  ☆86Updated 10 months ago
• YosysHQ / riscv-formal
  RISC-V Formal Verification Framework
  ☆136Updated last week
• ChairImpSec / PROLEAD
  PROLEAD - A Probing-Based Leakage Detection Tool for Hardware and Software
  ☆39Updated 2 weeks ago
• GMUCERG / LWC
  Development Package for the Hardware API for Lightweight Cryptography
  ☆16Updated last month
• proteus-core / proteus
  The SpinalHDL design of the Proteus core, an extensible RISC-V core.
  ☆53Updated last week
• Coloquinte / moosic-yosys-plugin
  Yosys plugin for logic locking and supply-chain security
  ☆22Updated last month
• pulp-platform / svase
  ☆31Updated 4 months ago
• epfl-vlsc / bitfiltrator
  Bitfiltrator: A general approach for reverse-engineering Xilinx bitstream formats
  ☆39Updated 2 years ago
• gatelabdavis / SMTAttack
  SMT Attack
  ☆21Updated 4 years ago
• antmicro / rowhammer-tester
  ☆60Updated 3 months ago
• povik / yosys-slang
  SystemVerilog frontend for Yosys
  ☆100Updated last week
• lowRISC / ot-sca
  Side-channel analysis setup for OpenTitan
  ☆31Updated last week
• mattvenn / gtkwave-python-filter-process
  ☆33Updated 4 years ago
• Chair-for-Security-Engineering / VERICA
  ☆15Updated 5 months ago
• tmeissner / formal_hw_verification
  Trying to verify Verilog/VHDL designs with formal methods and tools
  ☆41Updated last year
• lowRISC / ibex-demo-system
  A demo system for Ibex including debug support and some peripherals
  ☆63Updated last week
• chipsalliance / adams-bridge
  Post-Quantum Cryptography IP Core (Crystals-Dilithium)
  ☆23Updated last week
• GMUCERG / Dilithium
  High-speed full CRYSTALS-DILITHIUM implementation on FPGA: Keygen, Sign, Verify.
  ☆52Updated 2 years ago