Alternatives and similar repositories for vim-spice:

Users that are interested in vim-spice are comparing it to the libraries listed below

• Tabrizian / Cache
  Simple implementation of cache using VHDL
  ☆19Updated 7 years ago
• jck / uhdl
  Utilities for MyHDL
  ☆18Updated last year
• clin99 / awesome-eda
  ☆91Updated 5 years ago
• Remillard / VHDL-Mode
  A package for Sublime Text that aids coding in the VHDL language.
  ☆41Updated last year
• xesscorp / VHDL_Lib
  Library of VHDL components that are useful in larger designs.
  ☆230Updated last year
• gmagno / spyci
  A tiny Python package to parse spice raw data files.
  ☆46Updated 2 years ago
• torc-isi / torc
  Torc: Tools for Open Reconfigurable Computing
  ☆39Updated 7 years ago
• msabrishami / DFT
  ☆9Updated 11 months ago
• jhallen / vivado_setup
  How to set up Xilinx Vivado for source control
  ☆102Updated 4 months ago
• vhdl-linter / vhdl-linter
  ☆29Updated 8 months ago
• Qucs / ADMS
  ADMS is a code generator for the Verilog-AMS language
  ☆97Updated 2 years ago
• bluecmd / learn-sky130
  Learning to do things with the Skywater 130nm process
  ☆76Updated 4 years ago
• circuitgraph / circuitgraph
  Tools for working with circuits as graphs in python
  ☆110Updated last year
• RTimothyEdwards / netgen
  Netgen complete LVS tool for comparing SPICE or verilog netlists
  ☆113Updated this week
• ggventurini / python-deltasigma
  A port of the MATLAB Delta Sigma Toolbox based on free software and very little sleep
  ☆87Updated 2 years ago
• wavedrom / cli
  CLI for WaveDrom
  ☆61Updated 11 months ago
• sgherbst / anasymod
  A framework for FPGA emulation of mixed-signal systems
  ☆34Updated 3 years ago
• silverjam / VHDL
  VHDL Samples
  ☆66Updated 12 years ago
• smlgit / fpbinary
  Fixed point package for Python.
  ☆35Updated last year
• efabless / foss-asic-tools
  FOSS-ASIC-TOOLS is all in one container for SKY130 based design both Analog and Digital. Below is a list of the current tools already ins…
  ☆79Updated 5 months ago
• dpretet / svut
  SVUT is a simple framework to create Verilog/SystemVerilog unit tests. Just focus on your tests!
  ☆72Updated 3 months ago
• parallella / openeda
  Open source EDA chip design flow
  ☆49Updated 7 years ago
• OSVVM / Documentation
  OSVVM Documentation
  ☆33Updated 2 months ago
• ashwith / pyMOSChar
  Python port of Prof. Boris Murmann's gm/ID Starter Kit
  ☆53Updated 7 years ago
• DDD-FIT-CTU / CMOS-SPICE-Model-Collections
  MOSIS MPW Test Data and SPICE Models Collections
  ☆31Updated 4 years ago
• cirosantilli / vcdvcd
  Python Verilog value change dump (VCD) parser library + the nifty vcdcat VCD command line pretty printer.
  ☆57Updated 3 months ago
• HMC-ACE / hspiceParser
  A Python parser for hSpice output files and documentation of the hSpice output file format
  ☆17Updated last year
• Lenty / SLiCAP_python
  Open-source version of SLiCAP, implemented in python
  ☆35Updated 2 months ago
• byuccl / spydrnet
  A flexible framework for analyzing and transforming FPGA netlists. Official repository.
  ☆92Updated this week
• dwarning / VA-Models
  Verilog-A simulation models
  ☆64Updated last month