urbanij / syRF
CAD tool for designing RF and microwave circuits.
☆6Updated last year
Alternatives and similar repositories for syRF
Users that are interested in syRF are comparing it to the libraries listed below
Sorting:
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆54Updated 2 months ago
- 4 port eCal module☆84Updated last week
- A Python wrapper to the OpenEMS FDTD solver with Kicad footprint generation☆86Updated last year
- 1MHz to 6GHz USB based vector network analyzer☆140Updated 4 years ago
- High-level python interface to OpenEMS with automatic mesh generation☆86Updated 10 months ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- Export Qucs RF schematics to KiCad layouts & OpenEMS scripts☆137Updated 3 months ago
- Second version of homemade 30 MHz - 6 GHz VNA☆228Updated 3 months ago
- Notes on STEMlab 122.88-16 SDR☆72Updated 4 years ago
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆105Updated 4 years ago
- Complete antenna simulations from rapid design in FreeCAD and simulate using openEMS☆27Updated 4 years ago
- Vector Network Analyzer based on the STM32F103C8T6 bluepill☆85Updated 4 years ago
- Under development open hardware microwave vector network analyzer☆193Updated last year
- AD9361 based USB3 SDR☆111Updated 7 years ago
- IIO blocks for GNU Radio☆101Updated last year
- Development of an SMA coaxial to microstrip transition using open source software (openEMS)☆34Updated last year
- IIO AD9361 library for filter design and handling, multi-chip sync, etc.☆87Updated 5 months ago
- Convert KiCAD PCB files to models for import in openEMS☆101Updated last year
- 80MHz bandwidth with LimeSDR-Mini and GQRX☆110Updated 4 years ago
- a simple and cheap vector network analyzer, including support software☆161Updated 4 years ago
- Parks-McClellan Remez FIR design algorithm☆18Updated last month
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆18Updated 2 years ago
- Serial communication link bit error rate tester simulator, written in Python.☆105Updated 2 weeks ago
- Small scripts and examples to make interacting with the PlutoSDR easier☆88Updated 7 months ago
- ☆187Updated 7 years ago
- RF electronics engineering ecosystem☆29Updated 3 years ago
- RTL implementation of components for DVB-S2☆117Updated 2 years ago
- BR2_EXTERNAL framework for Analog Device's PlutoSDR Zynq☆43Updated 6 months ago
- Maia SDR is an open-source FPGA-based SDR project focusing on the ADALM Pluto☆273Updated last month