urbanij / syRF
CAD tool for designing RF and microwave circuits.
☆6Updated last year
Alternatives and similar repositories for syRF:
Users that are interested in syRF are comparing it to the libraries listed below
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆53Updated 2 weeks ago
- 4 port eCal module☆78Updated 3 weeks ago
- A Python wrapper to the OpenEMS FDTD solver with Kicad footprint generation☆86Updated 10 months ago
- Under development open hardware microwave vector network analyzer☆192Updated last year
- Development of an SMA coaxial to microstrip transition using open source software (openEMS)☆32Updated last year
- High-level python interface to OpenEMS with automatic mesh generation☆85Updated 8 months ago
- Export Qucs RF schematics to KiCad layouts & OpenEMS scripts☆136Updated last month
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆105Updated 4 years ago
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆72Updated 3 years ago
- RTL implementation of components for DVB-S2☆115Updated last year
- AD9361 based USB3 SDR☆102Updated 7 years ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- Convert KiCAD PCB files to models for import in openEMS☆100Updated last year
- ☆186Updated 7 years ago
- Second version of homemade 30 MHz - 6 GHz VNA☆219Updated 2 months ago
- 1MHz to 6GHz USB based vector network analyzer☆139Updated 4 years ago
- Notes on STEMlab 122.88-16 SDR☆72Updated 4 years ago
- An open-source, cross-platform transmission line simulation tool.☆58Updated 7 months ago
- OpenHT FPGA design☆31Updated 9 months ago
- bladeRF ADS-B hardware decoder☆123Updated 3 years ago
- Complete antenna simulations from rapid design in FreeCAD and simulate using openEMS☆27Updated 4 years ago
- a simple and cheap vector network analyzer, including support software☆159Updated 4 years ago
- Small scripts and examples to make interacting with the PlutoSDR easier☆84Updated 6 months ago
- Vector Network Analyzer based on the STM32F103C8T6 bluepill☆84Updated 4 years ago
- Altera Cyclone IV FPGA project for the USB 3.0 LimeSDR board☆103Updated 3 years ago
- Prototype time domain reflectometer/sampling oscilloscope☆51Updated 5 years ago
- Maia SDR is an open-source FPGA-based SDR project focusing on the ADALM Pluto☆261Updated 2 weeks ago
- A ressource efficient, customizable, synthesizable 5G NR lower PHY written in Verilog☆206Updated last year
- Parks-McClellan Remez FIR design algorithm☆18Updated last week
- Bluetooth PHY based on one-bit input and output☆222Updated 3 years ago