urbanij / syRF
CAD tool for designing RF and microwave circuits.
☆6Updated last year
Related projects ⓘ
Alternatives and complementary repositories for syRF
- A Python wrapper to the OpenEMS FDTD solver with Kicad footprint generation☆84Updated 6 months ago
- High-level python interface to OpenEMS with automatic mesh generation☆83Updated 4 months ago
- 4 port eCal module☆67Updated 3 weeks ago
- Export Qucs RF schematics to KiCad layouts & OpenEMS scripts☆128Updated this week
- 1MHz to 6GHz USB based vector network analyzer☆135Updated 4 years ago
- Maia SDR is an open-source FPGA-based SDR project focusing on the ADALM Pluto☆221Updated this week
- An Amateur Radio Transceiver IC (2.4 / 5 / 10 GHz)☆70Updated 3 years ago
- OscillatorIMP ecosystem for the digital characterization of ultrastable oscillators and Software Defined Radio (SDR) frontend processing☆49Updated 2 weeks ago
- Work being done on the DVB-receiver for Phase 4 Ground.☆58Updated last year
- Simple GUI plugin for FreeCAD to export current model for EM simulation in OpenEMS☆25Updated 5 months ago
- Notes on STEMlab 122.88-16 SDR☆72Updated 4 years ago
- An open-source, cross-platform transmission line simulation tool.☆57Updated 2 months ago
- Under development open hardware microwave vector network analyzer☆184Updated 10 months ago
- AD9361 based USB3 SDR☆98Updated 7 years ago
- Development of an SMA coaxial to microstrip transition using open source software (openEMS)☆25Updated last year
- Second version of homemade 30 MHz - 6 GHz VNA☆211Updated 6 years ago
- Small scripts and examples to make interacting with the PlutoSDR easier☆80Updated last month
- HDL code for a DDS (direct digital synthesizer) with AXI stream interface☆18Updated last year
- ☆182Updated 7 years ago
- Simple GUI plugin for FreeCAD to export current model for EM simulation in OpenEMS☆78Updated 11 months ago
- a simple and cheap vector network analyzer, including support software☆157Updated 4 years ago
- RTL implementation of components for DVB-S2☆111Updated last year
- Python interfaces for ADI hardware with IIO drivers (aka peyote)☆146Updated this week
- Minimal SDR with Lattice MachXO2 FPGA. And a port to Cyclone3 by Steven Groom☆98Updated 4 years ago
- RF electronics engineering ecosystem☆24Updated 2 years ago
- Convert KiCAD PCB files to models for import in openEMS☆96Updated last year
- Facilitate and enhance the functionality of the HP8753 Vector Network Analyzer☆15Updated 2 months ago
- Serial communication link bit error rate tester simulator, written in Python.☆98Updated last month
- HDL code for a complex multiplier with AXI stream interface☆16Updated last year
- Prototype time domain reflectometer/sampling oscilloscope☆48Updated 5 years ago