Hello Verilog by Mac + VSCode
☆31Dec 26, 2025Updated 2 months ago
Alternatives and similar repositories for hello-verilog
Users that are interested in hello-verilog are comparing it to the libraries listed below
Sorting:
- ☆21Dec 29, 2024Updated last year
- An automated HDC platform☆11Updated this week
- deeplearning record☆50Mar 18, 2024Updated last year
- An effort to improve the random loot system in Star Wars: Knights of the Old Republic II - The Sith Lords☆11Sep 1, 2025Updated 6 months ago
- EE 272B - VLSI Design Project☆15Jun 24, 2021Updated 4 years ago
- verification of the basic router protocol with UVM testbech //INCLUDED WITH RTL☆14Jan 4, 2019Updated 7 years ago
- ☆11Oct 28, 2021Updated 4 years ago
- A set of yasnippets for emacs that assist with SystemVerilog☆11Nov 25, 2011Updated 14 years ago
- EmulatoR of Radio Access NeTworks☆15Aug 9, 2023Updated 2 years ago
- Small and simple, primitive SoC with GPU, CPU, RAM, GPIO☆14Dec 29, 2016Updated 9 years ago
- Profile and Junk Storage!☆11Dec 7, 2025Updated 2 months ago
- ☆11Nov 24, 2020Updated 5 years ago
- MIPS multicycle datapath made in logisim evolution.☆12May 20, 2024Updated last year
- A library that you can use to build spiking neural network brains for your Arduino robots! Largely allows you to follow the paradigms of …☆10Nov 21, 2015Updated 10 years ago
- The main repository of CargOS☆10Mar 24, 2025Updated 11 months ago
- Netlist and Verilog Haskell Package☆19Nov 21, 2010Updated 15 years ago
- Rewrite emacs-flx in C# [maintainer=@jcs090218]☆11Dec 31, 2025Updated 2 months ago
- Neuromorphic ASIC with 96 neurons on Tiny Tapeout 7☆11May 25, 2024Updated last year