piranna / wasmachineLinks
Put WebAssembly in your washing machine
☆210Updated 7 years ago
Alternatives and similar repositories for wasmachine
Users that are interested in wasmachine are comparing it to the libraries listed below
Sorting:
- A bare metal physical implementation of WebAssembly. That's right, a WebAssembly CPU.☆370Updated 4 years ago
- JavaScript RISC-V ISA Simulator. Boots linux in a web-browser.☆347Updated 4 years ago
- An HDL embedded in Rust.☆199Updated last year
- Lightbeam has moved and now lives in the Wasmtime repository!☆249Updated 5 years ago
- Low Level Hardware Description — A foundation for building hardware design tools.☆417Updated 3 years ago
- Hardware definition language that compiles to Verilog☆106Updated 3 years ago
- Working Draft of the RISC-V J Extension Specification☆187Updated last month
- A Just-In-Time Compiler for Verilog from VMware Research☆445Updated 3 years ago
- AOT compiler and static runtime for WebAssembly☆36Updated 3 years ago
- A simple event-driven library for parsing WebAssembly binary files☆179Updated 4 years ago
- Fearless hardware design☆176Updated last month
- RISC-V processor emulator written in Rust+WASM☆664Updated 2 years ago
- A minimal specification of standard API for non-Web WebAssembly usermode environments☆70Updated 6 years ago
- WebAssembly ahead-of-time compiler and runtime. Focuses on generating fast code, simplicity, and portability.☆327Updated 9 months ago
- CoreMark 1.0 ported to WebAssembly☆44Updated 4 years ago
- Hardware definition library and environment for designing and building digital hardware for FPGAs, using only open source tools☆103Updated 2 years ago
- WebAssembly interpreter in C☆484Updated 10 months ago
- A hardware compiler based on LLHD and CIRCT☆260Updated last year
- A collection of common Bluespec interfaces/modules.☆101Updated last year
- A lightweight, secure, multiprocessor bare-metal hypervisor written in Rust for RISC-V☆196Updated 5 months ago
- Port of Google v8 engine to RISC-V.☆240Updated 8 months ago
- Glacial - microcoded RISC-V core designed for low FPGA resource utilization☆85Updated 5 years ago
- WARP-V is an open-source RISC-V CPU core generator written in TL-Verilog.☆238Updated last month
- (Toy) Compiler Infrastructure influenced by LLVM written in Rust☆401Updated 4 years ago
- A native non-web embedding of WebAssembly for Windows/Linux☆398Updated last year
- Libsodium WebAssembly benchmarks results.☆83Updated 2 years ago
- Minimax: a Compressed-First, Microcoded RISC-V CPU☆219Updated last year
- VRoom! RISC-V CPU☆505Updated 9 months ago
- WebAssembly Virtual Machine, which aim to run on micro-controller☆52Updated 3 years ago
- RISC-V support for LLVM projects (LLVM, Clang, ...)☆268Updated 11 months ago