Alternatives and similar repositories for course

Users that are interested in course are comparing it to the libraries listed below

• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated last year
• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆70Updated 4 years ago
• 61c-teach / sp22-lab-starter
  ☆13Updated 3 years ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆45Updated 2 years ago
• USTC-System-Courses / CECS-Lab
  ☆40Updated 2 years ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆200Updated last year
• EECS150 / fpga_project_skeleton_fa22
  ☆17Updated last year
• CMU-SAFARI / Virtuoso
  Virtuoso is a fast, accurate and versatile simulation framework designed for virtual memory research. Virtuoso uses a new simulation met…
  ☆78Updated 2 months ago
• Ch-EnShen / UCB-CS152-all-materials
  This repository collects all materials from past years of cs152.
  ☆61Updated last year
• gboduljak / stanford-compilers-coursework
  This is a repository of coursework project for the Stanford Compilers MOOC course. The result is a fully-working compiler for the COOL Pr…
  ☆58Updated 3 years ago
• dddrrreee / cs140e-23win
  All material for CS140E, winter 2023.
  ☆93Updated last year
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆36Updated 4 years ago
• vickiegpt / computer-architecture-revisit-a-quantitative-approach
  This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…
  ☆27Updated last year
• cis5710 / cis5710-homework
  Homework assignments for CIS 4710/5710
  ☆23Updated 7 months ago
• ucb-eecs251b / sp22-labs
  Contains all labs for EECS 251B for spring 2022
  ☆12Updated 3 years ago
• yuhanzhu612 / OSCPU
  我的一生一芯项目
  ☆16Updated 4 years ago
• Superscalar-HIT-Core / Superscalar-HIT-Core-NSCSCC2020
  a Quad-issue, Out-of-order Superscalar MIPS Processor Implemented in SystemVerilog
  ☆50Updated 2 years ago
• 2horse9sun / ucb_sp20_cs152_lab
  UC Berkeley CS152 Computer Architecture and Engineering Labs
  ☆26Updated 5 years ago
• sunshaoce / rvcc-course
  ☆95Updated last year
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆93Updated 2 years ago
• Berkeley-CS162 / cs162-workspace
  ☆43Updated last year
• dzwduan / os-workbench
  jyy os enhanced
  ☆11Updated 5 months ago
• CoffeeBeforeArch / simple_cache_sim
  A simplified cache simulator for instructional purposes
  ☆15Updated 4 years ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆217Updated last month
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆150Updated 2 years ago
• cry-daniel / Computer-Architecture-Learning
  ☆65Updated 3 years ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆37Updated 3 years ago
• snipersim / snipersim
  The Sniper Multi-Core Simulator
  ☆162Updated 2 months ago
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆302Updated this week
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆220Updated 3 years ago