Alternatives and similar repositories for course

Users that are interested in course are comparing it to the libraries listed below

• Ch-EnShen / UCB-CS152-all-materials
  This repository collects all materials from past years of cs152.
  ☆46Updated 10 months ago
• Ch-EnShen / cs61c-all-materials
  This repository collects all materials from past years of cs61c.
  ☆40Updated 10 months ago
• Fuyukiri / CS61C
  UC Berkeley CS61C 2020/2021 FALL
  ☆13Updated 2 years ago
• fabwu / eth-computer-architecture
  ETH Computer Architecture - Fall 2020
  ☆10Updated 4 years ago
• 61c-teach / sp22-lab-starter
  ☆14Updated 3 years ago
• haohuaijin / CS61C
  CS61c Fall 2019 labs and projects' solutions.
  ☆25Updated 5 years ago
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated 7 months ago
• NJU-ProjectN / fceux-am
  ☆95Updated 5 months ago
• hrpccs / 2022-fall-yatcpu-repo
  ☆25Updated last year
• nkgongxl / ucoreonrv
  ☆50Updated 4 years ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆39Updated 2 years ago
• USTC-System-Courses / CECS-Lab
  ☆36Updated last year
• Junren0716 / CS61c
  All Coursework from my CS61c (Great Ideas in Computer Architecture / Machine Structures) Course at UC Berkeley
  ☆87Updated 7 years ago
• sashimi-yzh / educational-materials
  Educational materials for RISC-V
  ☆6Updated 5 years ago
• EECS150 / fpga_project_skeleton_fa22
  ☆15Updated 9 months ago
• FDUCSLG / Arch-2022Spring-FDU
  ☆11Updated 2 years ago
• xuzheng465 / Stanford_CS110
  Stanford CS110: Principle of Computer Systems materials
  ☆48Updated 3 months ago
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆34Updated 3 years ago
• nju-mips / noop-lo
  A simple OoO processor developed by njuallen and wierton, it won 2nd prize in LoongsonCup18.
  ☆28Updated 5 years ago
• PKUFlyingPig / CS61C-labs
  my implementation for the CS61C labs in 2020 summer version
  ☆78Updated 4 years ago
• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆67Updated 3 years ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆35Updated 3 years ago
• jensen-yan / kisscpu
  国科大一生一芯第二期: RISCV-64 五级流水线CPU
  ☆17Updated 4 years ago
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆63Updated last week
• VenciFreeman / RISC-V
  A simple RISC-V CPU written in Verilog.
  ☆62Updated 8 months ago
• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆156Updated 2 years ago
• dominiccarrano / ee-120-labs
  Jupyter Notebook virtual labs developed for EE 120, UC Berkeley's course in Signals and Systems.
  ☆22Updated 4 years ago
• srpoyrek / RISC-V
  Implementing a five-stage pipeline RSIC-V architecture (RV32I Core instruction set) using Verilog HDL. All the functional modules require…
  ☆34Updated 4 years ago
• moki / cs61c
  Great Ideas in Computer Architecture UC Berkeley EECS
  ☆21Updated 5 years ago
• PKUFlyingPig / CS61C-summer20
  all the course resources of UCB's CS61C course -- Great ideas in computer architecture
  ☆327Updated 4 years ago