Alternatives and similar repositories for course

Users that are interested in course are comparing it to the libraries listed below

• 61c-teach / sp22-lab-starter
  ☆13Updated 3 years ago
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated last year
• aaidrici / DigitalDesignAndComputerArchitecture
  Solutions to Digital Design and Computer Architecture (2nd edition)
  ☆87Updated 11 months ago
• dddrrreee / cs140e-23win
  All material for CS140E, winter 2023.
  ☆93Updated last year
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆206Updated 5 years ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆154Updated 3 years ago
• OpenXiangShan / NEMU
  Super fast RISC-V ISA emulator for XiangShan processor
  ☆308Updated last week
• USTC-System-Courses / CECS-Lab
  ☆42Updated 2 years ago
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆69Updated last month
• riscvarchive / educational-materials
  Educational materials for RISC-V
  ☆227Updated 4 years ago
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆46Updated 2 years ago
• arm-university / Graphical-Micro-Architecture-Simulator
  Graphical-Micro-Architecture-Simulator
  ☆122Updated 7 months ago
• ThaumicMekanism / venus
  RISC-V instruction set simulator built for education
  ☆160Updated 3 years ago
• last-genius / comp_arch_list
  List of required readings for three-semester course in Computer Architecture at UCU (Principles of Computer Organization, Computer System…
  ☆111Updated last year
• EECS150 / fpga_project_skeleton_fa22
  ☆18Updated last year
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆201Updated last year
• runninglinuxkernel / riscv_programming_practice
  ☆224Updated 2 years ago
• plctlab / writing-your-first-riscv-simulator
  《从零开始的RISC-V模拟器开发》配套的PPT和教学资料
  ☆234Updated 4 years ago
• kvakil / venus
  RISC-V instruction set simulator built for education
  ☆221Updated 3 years ago
• yuhanzhu612 / OSCPU
  我的一生一芯项目
  ☆16Updated 4 years ago
• MaxXSoft / Fuxi
  Fuxi (伏羲) is a 32-bit pipelined RISC-V processor written in Chisel3.
  ☆182Updated 4 years ago
• rajesh-s / comp-arch-sys-resources
  A curated list of Computer Architecture and Systems resources
  ☆588Updated last week
• toddmaustin / simplesim-3.0
  SimpleScalar version 3.0 (official repository)
  ☆58Updated 2 years ago
• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆70Updated 4 years ago
• schoeberl / chisel-lab
  Lab exercises for Chisel in the digital electronics 2 course at DTU
  ☆221Updated 2 months ago
• sunshaoce / rvcc-course
  ☆97Updated last year
• NJU-ProjectN / fceux-am
  ☆102Updated 2 months ago
• huang-jl / LLCL-MIPS
  LLCL-MIPS is a superscalar MIPS processor, which supports MIPS Release 1 instructions and is capable of booting linux kernel. （第五届龙芯杯特等奖作…
  ☆37Updated 4 years ago
• riscv-non-isa / riscv-elf-psabi-doc
  A RISC-V ELF psABI Document
  ☆829Updated last week
• Ch-EnShen / UCB-CS152-all-materials
  This repository collects all materials from past years of cs152.
  ☆69Updated last year