Alternatives and similar repositories for course

Users that are interested in course are comparing it to the libraries listed below

• dddrrreee / cs140e-23win
  All material for CS140E, winter 2023.
  ☆90Updated last year
• 61c-teach / sp22-lab-starter
  ☆13Updated 3 years ago
• luzhixing12345 / archlab
  NUDT 高级体系结构实验
  ☆35Updated last year
• kazutoiris / MIT6.175
  MIT6.175 & MIT6.375 Study Notes
  ☆44Updated 2 years ago
• dzwduan / os-workbench
  jyy os enhanced
  ☆11Updated 4 months ago
• arm-university / Graphical-Micro-Architecture-Simulator
  Graphical-Micro-Architecture-Simulator
  ☆117Updated 5 months ago
• USTC-System-Courses / CECS-Lab
  ☆40Updated 2 years ago
• xuzheng465 / Stanford_CS110
  Stanford CS110: Principle of Computer Systems materials
  ☆57Updated 10 months ago
• sunshaoce / rvcc-course
  ☆95Updated last year
• yuhanzhu612 / OSCPU
  我的一生一芯项目
  ☆16Updated 3 years ago
• EECS150 / fpga_project_skeleton_fa22
  ☆17Updated last year
• courses-at-nju-by-hfwei / compilers-resources
  Resources on Compilers
  ☆110Updated 11 months ago
• Ch-EnShen / UCB-CS152-all-materials
  This repository collects all materials from past years of cs152.
  ☆61Updated last year
• CoffeeBeforeArch / simple_cache_sim
  A simplified cache simulator for instructional purposes
  ☆15Updated 4 years ago
• NJU-ProjectN / fceux-am
  ☆101Updated last week
• thu-cs-lab / verilog-coding-standard
  Recommended coding standard of Verilog and SystemVerilog.
  ☆36Updated 4 years ago
• vickiegpt / computer-architecture-revisit-a-quantitative-approach
  This repo stores a more profound view of Computer Architecture: A Quantitative Approach that tells multi-tenancy, virtualize, fine graine…
  ☆26Updated last year
• rhysd / riscv32-cpu-chisel
  Learning how to make RISC-V 32bit CPU with Chisel
  ☆69Updated 4 years ago
• jlpteaching / dinocpu
  A teaching-focused RISC-V CPU design used at UC Davis
  ☆151Updated 2 years ago
• Seeker0472 / ysyx-linux
  给NEMU移植Linux Kernel!
  ☆21Updated 5 months ago
• hehao98 / RISCV-Simulator
  A Simple RISC-V CPU Simulator with 5 Stage Pipeline, Branch Prediction and Cache Simulation
  ☆197Updated last year
• Zhenye-Na / CSAPP-Labs
  Computer Systems: A Programmer's Perspective, Lab Assignments Solutions
  ☆243Updated 6 years ago
• codeAligned / CMU-15213-Lab
  Source code and solution to CMU 15-213
  ☆133Updated last year
• riscv-and-rust-and-decaf / riscv32i-cpu-chisel
  riscv32i-cpu
  ☆18Updated 5 years ago
• 0xd3ba / build-your-own-prefetcher
  This repository is meant to be a guide for building your own prefetcher for CPU caches and evaluating it, using ChampSim simulator
  ☆42Updated 3 years ago
• NJU-ProjectN / am-kernels
  AbstractMachine kernels
  ☆68Updated 3 months ago
• skyzh / RISCV-Simulator
  💻 RISC-V Simulator of RV32I ISA. 5-stage pipeline / out-of-order execution with Tomasulo algorithm and Speculation. Support runtime visu…
  ☆206Updated 5 years ago
• howardlau1999 / yatcpu
  Yet another toy CPU.
  ☆93Updated last year
• Nitesh8998 / Useful-Academic-Links
  This repo has some usefull links to websites for topics, please fork add and generate a pull-request to join the party
  ☆75Updated last year
• FDUCSLG / ICS-2021Spring-FDU
  Introduction to Computer Systems (II), Spring 2021
  ☆52Updated 4 years ago